Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp3509166imm; Tue, 29 May 2018 08:25:15 -0700 (PDT) X-Google-Smtp-Source: AB8JxZqnygA8IgWxOTb3QboKeVf3mBCb/F5BvYSgmqaF/1aeR6FOLoSsabtllyrmoU3769E/YxyO X-Received: by 2002:a17:902:b205:: with SMTP id t5-v6mr18067501plr.343.1527607515167; Tue, 29 May 2018 08:25:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527607515; cv=none; d=google.com; s=arc-20160816; b=QnnW5E+9cga0zZ/kEXKdPOMUyIBu1xyZToforkDCAmPliiPd00IbcB8t62sLaNUidk P2nZAZ+Nr3FJ7Lx8D4yMWFAMLMUSmyyS9E25ZX5Svzd+O46IIgDDzW+9PKuNVkhjTlMy IWN8xkC+usPirLc/A6HJzhUzT++B5IBRhRvchg4AX1wud8hdcYqY9fUGByoenwC51fxN ETOU/++J/j308H+fzIqwDK+bjQbOxBtEMbvkkr8mFIuGWv7Wk0fKkwtw+XVVseBYx9ir oEWnUPofpqdR9ZJoSXAJ8jmAyp0JpWdd7STcEF0lxejS3q246tM50ac6wZcEtVkjc7Wh uHvw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=GZwAVwYEcbsv2xRbKYzXF2c1Dcb9RcqrjdBd1/GM7CA=; b=T2dowwiKJB0yvJbV2sBNcFXwW1YExsRR3MgR4UFeJqd2zCFvqGFgINMHgn9ZgchkLB myTWdDC+hyxr5yiTqDKhUWDTIKs2VRg7krqRgdWOIwtJ6nWhHkaWCrnWOJk+yQjlmIC6 4LVdRpv00mI78H3WKqRpaVWjOXyVG822LcDqF+nNLX+0nCYPg+hKaIcBdSrVMQ5lMZBA yA83rcpOnteCXdRm3ad0F763pz5ShDYZBXEDggV6zPQ9c7VPibAax4n7b6TcnqpuZkF9 9rCI2AMkHW6L3IDtWinB5W5RTbZ+vVwvEb3AoOymVB9eL48CjpAFWndGTHnJz/t2BEzw IB5Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p14-v6si26199890pgc.216.2018.05.29.08.25.00; Tue, 29 May 2018 08:25:15 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S936447AbeE2PYE (ORCPT + 99 others); Tue, 29 May 2018 11:24:04 -0400 Received: from esa6.microchip.iphmx.com ([216.71.154.253]:27017 "EHLO esa6.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S935483AbeE2PYC (ORCPT ); Tue, 29 May 2018 11:24:02 -0400 X-IronPort-AV: E=Sophos;i="5.49,456,1520924400"; d="scan'208";a="12000422" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa6.microchip.iphmx.com with ESMTP/TLS/DHE-RSA-AES256-SHA; 29 May 2018 08:24:01 -0700 Received: from [10.145.6.126] (10.10.76.4) by chn-sv-exch07.mchp-main.com (10.10.76.108) with Microsoft SMTP Server id 14.3.352.0; Tue, 29 May 2018 08:24:01 -0700 Subject: Re: [PATCH] mtd: nand: raw: atmel: add module param to avoid using dma To: Boris Brezillon CC: Peter Rosin , Tudor Ambarus , Nicolas Ferre , Ludovic Desroches , Alexandre Belloni , Marek Vasut , Josh Wu , Cyrille Pitchen , , , Richard Weinberger , Brian Norris , David Woodhouse , References: <20180329131054.22506-1-peda@axentia.se> <20180329153322.5e2fc1e7@bbrezillon> <20180329154416.5c1a0013@bbrezillon> <20180402142249.7e076a64@bbrezillon> <20180402212843.164d5d21@bbrezillon> <20180402222020.1d344c14@bbrezillon> <20180403091813.5fb5c18c@bbrezillon> <959d826d-1a98-ca22-acee-a4548427fcd3@microchip.com> <024079cb-77ad-9c48-e370-e6e8f2de171b@axentia.se> <9c496531-f7b6-4b9d-dd51-0bfb68ead303@axentia.se> <19d68279-072e-7646-6fdd-8649578229ea@microchip.com> <20180529164911.29820e07@bbrezillon> <20180529171555.19dd723f@bbrezillon> From: Eugen Hristev Message-ID: <1affd186-7f78-8bb0-050e-da82143c2982@microchip.com> Date: Tue, 29 May 2018 18:21:40 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 MIME-Version: 1.0 In-Reply-To: <20180529171555.19dd723f@bbrezillon> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 29.05.2018 18:15, Boris Brezillon wrote: > On Tue, 29 May 2018 18:01:40 +0300 > Eugen Hristev wrote: > >> [...] >> >> >>> >>> I think you're missing something here. We use the DMA engine in memcpy >>> mode (SRAM -> DRAM), not in device mode (dev -> DRAM or DRAM -> dev). >>> So there's no dmas prop defined in the DT and there should not be. >>> >>> Regards, >>> >>> Boris >>> >> >> Ok, so the memcpy SRAM <-> DRAM will hog the transfer between DRAM and >> LCD if my understanding is correct. That's the DMA that Peter wants to >> disable with his patch ? >> >> Then we can then try to force NFC SRAM DMA channels to use just DDR port >> 1 or 2 for memcpy ? > > You mean the dmaengine? According to "14.1.3 Master to Slave Access" > that's already the case. > > Only DMAC0 can access the NFC SRAM and it's done through DMAC0:IF0, > then access to DDR is going through port DDR port 1 (DMAC0:IF1) or 2 > (DMAC0:IF0). If we can make NFC use port 1 only, then HLCDC could have two ports as master 8 & 9, maybe a better bandwidth. > >> >> I have also received a suggestion to try to increase the porches in >> LCDC_LCDCFG3 . > > Yep, Nicolas suggested something similar. Peter, can you try that? >