Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4101236imm; Tue, 29 May 2018 22:11:11 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIyBK/f0XunWtMGm4NnanrYHzbbsrCZrPXOJR4C+eiBiseRRKTY6YZM04f/6GbkCTtGadVA X-Received: by 2002:a17:902:8b82:: with SMTP id ay2-v6mr1333507plb.295.1527657071619; Tue, 29 May 2018 22:11:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527657071; cv=none; d=google.com; s=arc-20160816; b=RpI/eNkN5aeSG1U7pXKxJMkbL5era/EaFS1E1Q0wzXmfSaFwWDKgSrojZs0OM+vK04 M4eq581oFFNWNRh5361yrMvwepIJ/F20r1blByHHg0USrHVjCyIWTcJg1WTUcXDs9dzp RjgxYdXkRszGs67MtKxS/UwuLm0yrgWpvdVggNtKL9tYRWwDudIdMlOKDUJnbOCgDsyq y/Oyfv1pcOkMTkuwdL75WeZpogcKpaV2x+5FBsPqFUDGBMzLuJ/l50Ly3EteFKx4HcXO praCwTsNHJj3thVtpKkGB7uj2B7jLYpJs9ITgW855qa75H4CH3orcky8nnM7CFJymOy8 cyuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=/OPZtPvuCk7ULT2rSWo33pRdaKVPlPTWRvBjOfxPTEs=; b=A2CxqejGrHgj1IB5LXb7gY00iIC7gOIUOhcPIa4CVDAqB8GQKTvKl7C8FkJF8kyLVz d5XxM4KdxepLrpu8JPf79PerYFk2AzaL6fv4UZckTdc2H9eL9MyjAlFUXJaVJtj+XujV 2IwaA1w87GQU7OoCKeNLlPLG9WHght0r0CT2TTS886HDdnGwj9rpsh5US36iwPJmZDF0 zlpuukKt9ragoJ8pD74PIrgd4kGN41viTARCfjl1X5hvIpBJHx8la42rvLquBl4+UYBp L7WOjpKN4Fv1x2h3wHNm7SSnDIZlG/1EuCpyga5KF5p+HmplLKpBPdgl7Ie2B47z85Ey 6esw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@lixom-net.20150623.gappssmtp.com header.s=20150623 header.b=UGxr5hVD; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o21-v6si3595681pgn.262.2018.05.29.22.10.57; Tue, 29 May 2018 22:11:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@lixom-net.20150623.gappssmtp.com header.s=20150623 header.b=UGxr5hVD; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755131AbeE3FKQ (ORCPT + 99 others); Wed, 30 May 2018 01:10:16 -0400 Received: from mail-lf0-f68.google.com ([209.85.215.68]:38474 "EHLO mail-lf0-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751913AbeE3FKL (ORCPT ); Wed, 30 May 2018 01:10:11 -0400 Received: by mail-lf0-f68.google.com with SMTP id z142-v6so2203597lff.5 for ; Tue, 29 May 2018 22:10:10 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=lixom-net.20150623.gappssmtp.com; s=20150623; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=/OPZtPvuCk7ULT2rSWo33pRdaKVPlPTWRvBjOfxPTEs=; b=UGxr5hVDaeSI616Os6aAEDW5H1c2mQ0/om6VPwbCwbRWNP0DXEjRHlUJXTyONvCm3u uU1LoaNRUALKrXp5jbL1dBYMEJWncBeZVkBY82bGRZ9cvm9aRGvFIsYHLLzxd3ANbo7X WHSguBCA/HYzws+e4I78Mpx0hD+DZjcgAiziHX6trVwbbLGRfV2EKHmcYc86YpvaW95H NLUekp5UlC5AP4egjsRqfxLwmad/cW5h+d4kk7lDhn7nS3motgYqa4WwuZw2D5Uk0RLO AKxehhWUv6LjAuVgTbq1X0bOBt+TQ6aH2al0obQWZJt8tQ29D+D8Gbh5A3X673MjXS1c BS2g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=/OPZtPvuCk7ULT2rSWo33pRdaKVPlPTWRvBjOfxPTEs=; b=U3cHvB+p3AVXV51mISLjtRBb3W9hImdscUYIz5GoLcoKsVCn76Aw6f35YKEwq6yofd 1M728FOPgzMDVlzfXf2kLGH4XinhOpegGjW0XrC6cR2av+HpZE/K9rJYUIUNLa112ZWc eW29XTVcgYzaYo52oKioYaMqOtTeDqTIxYYpznH5JxvFsaydElGG/SqIBOhfK8nEyXHR 3C7FMfZYYT61r7M/AL6/6CqmglaA/KsN+Dghf6X03gpiBz/VCnomQ8hCAyRU5AMB70Ae 3DyGL8qBZyyhqbcyH1WkVMNvMOQam89FIWEOoNlYHAhVngR3ldLGqRjC+lv0/6oupO4p iejg== X-Gm-Message-State: ALKqPwfUw1zHkR59bmELJ20YzsUxsRQ+x9MdujcvO94O4Tt3zwN+nZ8q 4ul/pESFd8GlecsG3fvTooXVg0PrZIPEzQfy3Vhn9g== X-Received: by 2002:a2e:781a:: with SMTP id t26-v6mr838914ljc.74.1527657009894; Tue, 29 May 2018 22:10:09 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a19:ef02:0:0:0:0:0 with HTTP; Tue, 29 May 2018 22:10:08 -0700 (PDT) X-Originating-IP: [99.152.116.91] In-Reply-To: References: <20180529155257.5ae48830@canb.auug.org.au> <1bedc0b7-21f9-1e15-a11c-3de06e81b5ba@st.com> <2d647302-0be8-555b-8063-06b0d2d72772@arm.com> From: Olof Johansson Date: Tue, 29 May 2018 22:10:08 -0700 Message-ID: Subject: Re: linux-next: manual merge of the irqchip tree with the arm-soc tree To: Ludovic BARRE Cc: Alexandre Torgue , Marc Zyngier , Stephen Rothwell , Arnd Bergmann , ARM , Linux-Next Mailing List , Linux Kernel Mailing List , Amelie Delaunay Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On Tue, May 29, 2018 at 5:20 AM, Ludovic BARRE wrote: > > > On 05/29/2018 10:55 AM, Alexandre Torgue wrote: >> >> >> >> On 05/29/2018 10:39 AM, Marc Zyngier wrote: >>> >>> On 29/05/18 09:16, Alexandre Torgue wrote: >>>> >>>> Hi Marc >>>> >>>> On 05/29/2018 09:47 AM, Marc Zyngier wrote: >>>>> >>>>> On 29/05/18 08:41, Alexandre Torgue wrote: >>>>>> >>>>>> Hi Stephen >>>>>> >>>>>> On 05/29/2018 07:52 AM, Stephen Rothwell wrote: >>>>>>> >>>>>>> Hi all, >>>>>>> >>>>>>> Today's linux-next merge of the irqchip tree got a conflict in: >>>>>>> >>>>>>> arch/arm/boot/dts/stm32mp157c.dtsi >>>>>>> >>>>>>> between commit: >>>>>>> >>>>>>> 3c00436fdb20 ("ARM: dts: stm32: add USBPHYC support to >>>>>>> stm32mp157c") >>>>>>> >>>>>>> from the arm-soc tree and commit: >>>>>>> >>>>>>> 5f0e9d2557d7 ("ARM: dts: stm32: Add exti support for >>>>>>> stm32mp157c") >>>>>>> >>>>>>> from the irqchip tree. >>>>>>> >>>>>>> I fixed it up (see below) and can carry the fix as necessary. This >>>>>>> is now fixed as far as linux-next is concerned, but any non trivial >>>>>>> conflicts should be mentioned to your upstream maintainer when your >>>>>>> tree >>>>>>> is submitted for merging. You may also want to consider cooperating >>>>>>> with the maintainer of the conflicting tree to minimise any >>>>>>> particularly >>>>>>> complex conflicts. >>>>>>> >>>>>> >>>>>> Thanks for the fix (I will reorder nodes in a future patch). My >>>>>> opinion >>>>>> is that all STM32 DT patches should come through my STM32 tree. It is >>>>>> my >>>>>> role to fix this kind of conflicts. I thought it was a common rule >>>>>> (driver patches go to sub-system maintainer tree and DT to the Machine >>>>>> maintainer). For incoming next-series which contain DT+driver patches >>>>>> I >>>>>> will indicate clearly that I take DT patch. I'm right ? >>>>> >>>>> Happy to oblige. Can you make sure you sync up with Ludovic and define >>>>> what you want to do? >>>> >>>> >>>> Sorry I don't understand your reply. I just say that for series >>>> containing DT patches + drivers patches, to my point of view it is more >>>> safe that driver patches are taken by sub-system maintainer (you in this >>>> case) and that I take DT patches in my tree. >>> >>> And I'm happy to let you deal with these patches. I'm just asking you >>> sync with Ludovic to split the series on whichever boundary you wish to >>> enforce. >> >> ok >> >>> >>>>> In the meantime, I'm dropping the series altogether. >>>>> >>>> Why? We could keep it as Stephen fixed the merge issue. >>> >>> Well, you seem to have a strong opinion about who deals with what. I'll >>> let Ludovic repost what you and him decide should go via the irqchip >>> tree. >> >> >> It's not a "strong" opinion just my point of view and maybe not the good >> one. I thought that's the way of working was like I explained. If you prefer >> 2 series (one for driver patches and another one for DT patches) I will be >> happy with that. >> >> Ludovic, what is your opinion ? > > > Hi everybody > > For this serie, I think we could keep like that with > Stephen fix. New stm32 irqchip will be integrated (thanks Marc) > with no conflict with usb (thanks Stephen). > > For next series, we may split driver and DT to avoid misunderstanding. The general rule that we try to use is to always merge DT through the arm-soc tree, even if the driver gets merged through the subsystem tree. There should be no harm in doing this for new drivers (i.e. a new driver won't regress if the DT update is missing, it just won't probe/configure). And that way we can keep the conflicts internal to our tree (ideally to the SoC maintainer tree) and not cause overhead for other maintainers and Stephen. So yes, for the future please do not submit the DT updates with the drivers, or at the very least be very clear when you post them that you don't want the driver maintainer to apply them. -Olof