Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp121551imm; Wed, 30 May 2018 19:21:29 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJ73/nG73ftrDZLLmhvC6f3ZCVxV/OiT8OyY2xwfqs3fUGFLJ7Lazs9FjeA45Twk7UWwPTL X-Received: by 2002:a17:902:8303:: with SMTP id bd3-v6mr5087590plb.290.1527733289059; Wed, 30 May 2018 19:21:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527733289; cv=none; d=google.com; s=arc-20160816; b=0+qYzadXW3bcaMqSWZFyVzgVJ/AV3BOURqHc9hgD+tNzc94uKS2ue9zVkE/jsz1Em2 6PI29sT5BfqYJhnAExHoxHfSLgIQS2IMjJ6zEpsFYgZBohsBpQlxkULEaDgNEpAUkjyu p7VZgVmlhAwfjEy1K+CoRW+rPm9uS2PuFrXXeup4h0a8el1hycqW5a4H5kUwC7syRb5P 91dzLoYXbDPIWcHveeCsQc9JEWtYbCDDZcct0riosiUK5uhTeKF2H7SfQsE00zI6eEwn aMj6sItaRbBTW9y7HrfFAYygS8OhU/T+Tek6bo6X2FfoaSiPnbFqJcaU6Uymkj1zjK92 vm7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=MUa9thBVlVARLVph9+txVfRwkdOKd+C+Lo5q9gVRkrA=; b=UYZqoWhNlEInsRQbo3qK2zdsHqan+GSf+nbHgDRcYuWrIHaYwJo3LkaIdCOsXHxJya cHgWLiB8/qmBxsPep1nYV2xGkdHrNipGuSjGnqAchYCqjWakozhY2xzxkSQ80zPVaOwn htjoEIZ+ud0vfFESBIlYlHwmOGt0CQk78hWXsNfiBcUMUCsLrtEhI7M7iMSqKdSrYWVr XzcDW+OXiGiCMhP2yrDp29z8PCW5RBcFGRU8DNqaUVbJgDyxeZ0cKBEKS0M5Ef+62QI1 Nm1YrGkVBf8aYmMSuV5hvIPtqacylmiRW3twG5HU61P7a2Hht/IrDWuEN6Xmi3c0aUjH 8xPA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bc11-v6si34990871plb.544.2018.05.30.19.21.15; Wed, 30 May 2018 19:21:29 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932669AbeEaCTp (ORCPT + 99 others); Wed, 30 May 2018 22:19:45 -0400 Received: from Mailgw01.mediatek.com ([1.203.163.78]:19623 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S932588AbeEaCTn (ORCPT ); Wed, 30 May 2018 22:19:43 -0400 X-UUID: fc9dc9ba9044449c8bebc658a5b8653a-20180531 Received: from mtkcas32.mediatek.inc [(172.27.4.250)] by mailgw01.mediatek.com (envelope-from ) (mailgw01.mediatek.com ESMTP with TLS) with ESMTP id 1698872191; Thu, 31 May 2018 10:19:29 +0800 Received: from MTKCAS32.mediatek.inc (172.27.4.184) by MTKMBS31N1.mediatek.inc (172.27.4.69) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Thu, 31 May 2018 10:19:27 +0800 Received: from [10.17.3.153] (10.17.3.153) by MTKCAS32.mediatek.inc (172.27.4.170) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Thu, 31 May 2018 10:19:27 +0800 Message-ID: <1527733167.28160.1.camel@mhfsdcap03> Subject: Re: [PATCH] PCI: mediatek: Add system pm support for MT2712 From: Honghui Zhang To: Ryder Lee CC: , , , , , , , , , , , , , , , , Date: Thu, 31 May 2018 10:19:27 +0800 In-Reply-To: <1527732336.9842.3.camel@mtkswgap22> References: <1527647736-19986-1-git-send-email-honghui.zhang@mediatek.com> <1527732336.9842.3.camel@mtkswgap22> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, 2018-05-31 at 10:05 +0800, Ryder Lee wrote: > On Wed, 2018-05-30 at 10:35 +0800, honghui.zhang@mediatek.com wrote: > > From: Honghui Zhang > > > > The MTCMOS of PCIe Host for MT2712 will be off when system suspend, and all > > the internel control register will be reset after system resume. The PCIe > > link should be re-established and the related control register values should > > be re-set after system resume. > > > > Signed-off-by: Honghui Zhang > > CC: Ryder Lee > > --- > > drivers/pci/host/pcie-mediatek.c | 82 ++++++++++++++++++++++++++++++++++++++++ > > 1 file changed, 82 insertions(+) > > > > diff --git a/drivers/pci/host/pcie-mediatek.c b/drivers/pci/host/pcie-mediatek.c > > index dabf1086..60f98d92 100644 > > --- a/drivers/pci/host/pcie-mediatek.c > > +++ b/drivers/pci/host/pcie-mediatek.c > > @@ -132,12 +132,14 @@ struct mtk_pcie_port; > > /** > > * struct mtk_pcie_soc - differentiate between host generations > > * @need_fix_class_id: whether this host's class ID needed to be fixed or not > > + * @pm_support: whether the host's MTCMOS will be off when suspend > > * @ops: pointer to configuration access functions > > * @startup: pointer to controller setting functions > > * @setup_irq: pointer to initialize IRQ functions > > */ > > struct mtk_pcie_soc { > > bool need_fix_class_id; > > + bool pm_support; > > struct pci_ops *ops; > > int (*startup)(struct mtk_pcie_port *port); > > int (*setup_irq)(struct mtk_pcie_port *port, struct device_node *node); > > @@ -1179,12 +1181,91 @@ static int mtk_pcie_probe(struct platform_device *pdev) > > return err; > > } > > > > +static int __maybe_unused mtk_pcie_suspend_noirq(struct device *dev) > > +{ > > + struct platform_device *pdev; > > + struct mtk_pcie *pcie; > > + struct mtk_pcie_port *port; > > + const struct mtk_pcie_soc *soc; > > + > > + pdev = to_platform_device(dev); > > + pcie = platform_get_drvdata(pdev); > > How about this - > struct mtk_pcie *pcie = dev_get_drvdata(dev); Yes, I forgot that, thanks very much for your reminder. > > > + soc = pcie->soc; > > + if (!soc->pm_support) > > + return 0; > > + > > + list_for_each_entry(port, &pcie->ports, list) { > > + clk_disable_unprepare(port->ahb_ck); > > + clk_disable_unprepare(port->sys_ck); > > + phy_power_off(port->phy); > > + } > > + > > + return 0; > > +} > > + > > +static int __maybe_unused mtk_pcie_resume_noirq(struct device *dev) > > +{ > > + struct platform_device *pdev; > > + struct mtk_pcie *pcie; > > + struct mtk_pcie_port *port; > > + const struct mtk_pcie_soc *soc; > > + int ret; > > + > > + pdev = to_platform_device(dev); > > + pcie = platform_get_drvdata(pdev); > > struct mtk_pcie *pcie = dev_get_drvdata(dev); thanks. > > > + soc = pcie->soc; > > + if (!soc->pm_support) > > + return 0; > > + > > + list_for_each_entry(port, &pcie->ports, list) { > > + ret = phy_power_on(port->phy); > > + if (ret) { > > + dev_err(dev, "could not power on phy\n"); > > + return ret; > > + } > > + ret = clk_prepare_enable(port->sys_ck); > > + if (ret) { > > + dev_err(dev, "enable sys clock error\n"); > > + phy_power_off(port->phy); > > + return ret; > > + } > > + > > + ret = clk_prepare_enable(port->ahb_ck); > > + if (ret) { > > + dev_err(dev, "enable ahb clock error\n"); > > + phy_power_off(port->phy); > > + clk_disable_unprepare(port->sys_ck); > > + return ret; > > + } > > + > > + ret = soc->startup(port); > > + if (ret) { > > + dev_err(dev, "pcie linkup failed\n"); > > + phy_power_off(port->phy); > > + clk_disable_unprepare(port->sys_ck); > > + clk_disable_unprepare(port->ahb_ck); > > + return ret; > > + } > > + > > + if (IS_ENABLED(CONFIG_PCI_MSI)) > > + mtk_pcie_enable_msi(port); > > + } > > + > > + return 0; > > +} > > + > > >