Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp161649imm; Wed, 30 May 2018 20:31:37 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJCS/F5vXG+MQQoUcZdXCnnVxl4s8AC0t1EjwE26qlr7u5WXyVqIl9kUHK5ScUSIY/rQb8j X-Received: by 2002:a62:f0d:: with SMTP id x13-v6mr5237411pfi.100.1527737497540; Wed, 30 May 2018 20:31:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527737497; cv=none; d=google.com; s=arc-20160816; b=pOmboiqq0oubDoDbghbr1tz7xIoIpX0MMhM3ABxMAzQa4xk5HS50LRCqzlkBO27VAs bGvLtkWbCyujd52XyVB1+MDRH0tJRd59+IALIEURkMcpbOc0IZpK9+Q19cA7yQsOPCNa sQRy7EDuHYfrMZztZcrDoGSfCjC0dN1+fkgFj/0jh8OTZF2dzi0aoqRDpiW4/eyWOWIX e1L9Wp3RRwBEZl0rWhfLQdNdK0WfmvxN2YB/RY9Sp1PdxmvALv2/3K7VUed8ev4ZlCml 1Z/PFP0RJZnzOgbG/03YAw5QfzLBMpcquDTzq9LJWJIMAZTaa0M3MXYXU0XuVJDt5Qk3 WLGA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=dZx+eeYibQlKsLUu8/7/tt3EpmL1RC5+Y1yb+5ZQaHY=; b=jP1ZUNmm4iFj27sz9f6Id+GspF584O8lM3+fzLUZsH+cJ5MXbtTWrS3Fcc8pPBGE3c 76M5KeEaqmiPFcD3DuhTq8ldDmsxmGUgcjYSLQJkMl4AfcEhJVZ77af8FlqiIBVAV4+r b5Shfwm/82MAoLSxZL8u/b2fAEilWJczISul9Oj/5oP/zVYVrvKJZ5j7MOi9uVNaXZlm rlW9eTUlSHZzx+c44qA0mfSItzES1lHPqRYe3LCw/fm+/5NjZKxeMhKtMaCRzgPhD+Pq zrUQyCtCEE92crHwQItkRgn1rQpxTvDn8D9tYykGK6B/Ga8g9M15aGnGbLCXua1GU4Mm G5Tg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e12-v6si17570893plt.209.2018.05.30.20.31.23; Wed, 30 May 2018 20:31:37 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932750AbeEaD2s (ORCPT + 99 others); Wed, 30 May 2018 23:28:48 -0400 Received: from regular1.263xmail.com ([211.150.99.130]:58855 "EHLO regular1.263xmail.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932643AbeEaD2f (ORCPT ); Wed, 30 May 2018 23:28:35 -0400 Received: from djw?t-chip.com.cn (unknown [192.168.167.11]) by regular1.263xmail.com (Postfix) with ESMTP id 1A9B2B142; Thu, 31 May 2018 11:28:28 +0800 (CST) X-263anti-spam: KSV:0; X-MAIL-GRAY: 0 X-MAIL-DELIVERY: 1 X-KSVirus-check: 0 X-ABS-CHECKED: 4 Received: from localhost.localdomain (localhost [127.0.0.1]) by smtp.263.net (Postfix) with ESMTPA id AC6243D3; Thu, 31 May 2018 11:28:18 +0800 (CST) X-IP-DOMAINF: 1 X-RL-SENDER: djw@t-chip.com.cn X-FST-TO: linux-rockchip@lists.infradead.org X-SENDER-IP: 183.57.25.242 X-LOGIN-NAME: djw@t-chip.com.cn X-UNIQUE-TAG: X-ATTACHMENT-NUM: 0 X-SENDER: djw@t-chip.com.cn X-DNS-TYPE: 0 Received: from localhost.localdomain (unknown [183.57.25.242]) by smtp.263.net (Postfix) whith ESMTP id 1701LNXR33; Thu, 31 May 2018 11:28:26 +0800 (CST) From: djw@t-chip.com.cn To: linux-rockchip@lists.infradead.org Cc: Wayne Chou , Levin Du , Heiko Stuebner , Arnd Bergmann , Liang Chen , Linus Walleij , Robin Murphy , Rob Herring , Catalin Marinas , David Wu , Finley Xiao , William Wu , Rocky Hao , Will Deacon , devicetree@vger.kernel.org, linux-gpio@vger.kernel.org, linux-arm-kernel@lists.infradead.org, "David S. Miller" , Sugar Zhang , linux-kernel@vger.kernel.org, Joseph Chen , Mark Rutland Subject: [PATCH v3 0/5] Add sdmmc UHS support to ROC-RK3328-CC board. Date: Thu, 31 May 2018 11:27:48 +0800 Message-Id: <1527737273-8387-1-git-send-email-djw@t-chip.com.cn> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Levin Du Hi all, this is an attemp to add sdmmc UHS support to the ROC-RK3328-CC board. This patch series adds a new compatible `rockchip,rk3328-gpio-mute` to the gpio-syscon driver for the access of the GPIO_MUTE pin in rk3328. A new gpio controller named `gpio_mute` is defined in rk3328.dtsi and so that all rk3328 boards has access to it. The ROC-RK3328-CC board use the new gpio <&gpio_mute 0> in gpio-regulator to control the signal voltage of the sdmmc. It is essential for UHS support which requires 1.8V signal voltage. Many thanks to the Linux people! Changes in v3: - Change from general gpio-syscon to specific rk3328-gpio-mute - Use dedicated "rockchip,rk3328-gpio-mute" driver - Use <&gpio_mute 0> instead of <&gpio_mute 1> to refer to the GPIO_MUTE pin. Changes in v2: - Rename gpio_syscon10 to gpio_mute in doc - Rename gpio_syscon10 to gpio_mute in rk3328.dtsi - Rename gpio_syscon10 to gpio_mute in rk3328-roc-cc.dts Changes in v1: - New: allow fetching syscon from parent node in gpio-syscon driver - Refactured for general gpio-syscon usage for Rockchip SoCs. - Add doc rockchip,gpio-syscon.txt - Split from V0 and add to rk3328.dtsi for general use. - Split from V0. - Split into small patches - Sort dts properties in sdmmc node Heiko Stuebner (1): gpio: syscon: allow fetching syscon from parent node Levin Du (4): gpio: syscon: rockchip: add GPIO_MUTE support for rk3328 arm64: dts: rockchip: Add GPIO_MUTE pin support to rk3328 arm64: dts: rockchip: Add io-domain to roc-rk3328-cc arm64: dts: rockchip: Add sdmmc UHS support for roc-rk3328-cc .../bindings/gpio/rockchip,rk3328-gpio-mute.txt | 28 ++++++++++++++++++ arch/arm64/boot/dts/rockchip/rk3328-roc-cc.dts | 34 ++++++++++++++++++++++ arch/arm64/boot/dts/rockchip/rk3328.dtsi | 7 +++++ drivers/gpio/gpio-syscon.c | 33 +++++++++++++++++++++ 4 files changed, 102 insertions(+) create mode 100644 Documentation/devicetree/bindings/gpio/rockchip,rk3328-gpio-mute.txt -- 2.7.4