Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp348059imm; Thu, 31 May 2018 01:16:53 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJvb2i6uOaG1WAJXEMeeOBtHjKiFzTG3sFjN92CN37cz/w0p2fXBqel8140DwddYzyMRY6a X-Received: by 2002:a63:b305:: with SMTP id i5-v6mr1464504pgf.370.1527754613875; Thu, 31 May 2018 01:16:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527754613; cv=none; d=google.com; s=arc-20160816; b=Mz4cColoQ4bq3Q9D2tlfax+hR291mD5zcTFQo4JtAlcMCJd4EPushZzwU6jsQuWvOF Va22vx5A3b4CN0Lo1qsIbhEreAArK4lz4OmvKjMvMO6hIRSCk7QxriBQ0aBcjl8sidqR GtfP5cKJGk3welxIyIKeN63JDHxelyZZJxGbI1ZjRzcle/RkwsddQtON+ALtr2PeTTCk Br8G2Kn5TxhhrNNX8tHR5KlZ9mS8+p3FBy2E7zxzBzH+ijdl1WwL6QfPc3Hhlh8awSZ8 GsU1/0nlhow6ET2YZS8b9lhzVOmbiEGgWe5/r0lGV2zjyOh6Wv14BrjchmoNwaYR0bdT XI7Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=zLvj4koc9y4dBdAPYSuSeKYygFmNgOdIEbYo1+6kx1s=; b=ATd0ANjLFZkyoq4QFHaFbSdfglb7NXfYD9czK1784eUmo6/14+I4Cm3Tyyuqi1M6Bt tk0EVfis7C+c04IHZ0HJE8vI/rfOwxlMn4Tz+Rw7tXGUK1FGlB6rHQTjnb3sV1VtVzDA +zOh26PskPd8sGor/q4PAeJ6NewhJzFgRZfTX/jeVWuabSJzQfK1GlqCVV5PwsOb0Pkx nxHUjNNw8lhBbBPDsnLw9n4C4BenObC39ri+70HwBf7YZDvXWczp00pRIkKlopHF+Fxw QbUzYdqhE9CoJBKwwbNN85FEFwqL+83/252I+Y0veXYUmKufvYNorLUdsiJ8KaUH3ycD VvKw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u11-v6si28564594pgp.480.2018.05.31.01.16.39; Thu, 31 May 2018 01:16:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754080AbeEaIQH (ORCPT + 99 others); Thu, 31 May 2018 04:16:07 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:43450 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1753947AbeEaIQC (ORCPT ); Thu, 31 May 2018 04:16:02 -0400 X-UUID: 683e0f467981477fb38c721d9abd94c9-20180531 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1039495158; Thu, 31 May 2018 16:15:57 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Thu, 31 May 2018 16:15:48 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Thu, 31 May 2018 16:15:47 +0800 From: To: , , , , , , , , , , , CC: , , , , , , Subject: [PATCH v2] PCI: mediatek: Add system pm support for MT2712 Date: Thu, 31 May 2018 16:15:45 +0800 Message-ID: <1527754545-32378-1-git-send-email-honghui.zhang@mediatek.com> X-Mailer: git-send-email 2.6.4 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Honghui Zhang The MTCMOS of PCIe Host for MT2712 will be off when system suspend, and all the internal control register will be reset after system resume. The PCIe link should be re-established and the related control register values should be re-set after system resume. Signed-off-by: Honghui Zhang CC: Ryder Lee --- drivers/pci/host/pcie-mediatek.c | 61 ++++++++++++++++++++++++++++++++++++++++ 1 file changed, 61 insertions(+) diff --git a/drivers/pci/host/pcie-mediatek.c b/drivers/pci/host/pcie-mediatek.c index dabf1086..6bf7f5a 100644 --- a/drivers/pci/host/pcie-mediatek.c +++ b/drivers/pci/host/pcie-mediatek.c @@ -132,12 +132,14 @@ struct mtk_pcie_port; /** * struct mtk_pcie_soc - differentiate between host generations * @need_fix_class_id: whether this host's class ID needed to be fixed or not + * @pm_support: whether the host's MTCMOS will be off when suspend * @ops: pointer to configuration access functions * @startup: pointer to controller setting functions * @setup_irq: pointer to initialize IRQ functions */ struct mtk_pcie_soc { bool need_fix_class_id; + bool pm_support; struct pci_ops *ops; int (*startup)(struct mtk_pcie_port *port); int (*setup_irq)(struct mtk_pcie_port *port, struct device_node *node); @@ -1179,12 +1181,70 @@ static int mtk_pcie_probe(struct platform_device *pdev) return err; } +#ifdef CONFIG_PM_SLEEP +static int mtk_pcie_suspend_noirq(struct device *dev) +{ + struct mtk_pcie *pcie = dev_get_drvdata(dev); + const struct mtk_pcie_soc *soc = pcie->soc; + struct mtk_pcie_port *port; + + if (!soc->pm_support) + return 0; + + list_for_each_entry(port, &pcie->ports, list) { + clk_disable_unprepare(port->ahb_ck); + clk_disable_unprepare(port->sys_ck); + phy_power_off(port->phy); + } + + return 0; +} + +static int mtk_pcie_resume_noirq(struct device *dev) +{ + struct mtk_pcie *pcie = dev_get_drvdata(dev); + const struct mtk_pcie_soc *soc = pcie->soc; + struct mtk_pcie_port *port; + int ret; + + soc = pcie->soc; + if (!soc->pm_support) + return 0; + + list_for_each_entry(port, &pcie->ports, list) { + phy_power_on(port->phy); + clk_prepare_enable(port->sys_ck); + clk_prepare_enable(port->ahb_ck); + + ret = soc->startup(port); + if (ret) { + dev_err(dev, "Port%d link down\n", port->slot); + phy_power_off(port->phy); + clk_disable_unprepare(port->sys_ck); + clk_disable_unprepare(port->ahb_ck); + return ret; + } + + if (IS_ENABLED(CONFIG_PCI_MSI)) + mtk_pcie_enable_msi(port); + } + + return 0; +} +#endif + +const struct dev_pm_ops mtk_pcie_pm_ops = { + SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(mtk_pcie_suspend_noirq, + mtk_pcie_resume_noirq) +}; + static const struct mtk_pcie_soc mtk_pcie_soc_v1 = { .ops = &mtk_pcie_ops, .startup = mtk_pcie_startup_port, }; static const struct mtk_pcie_soc mtk_pcie_soc_mt2712 = { + .pm_support = true, .ops = &mtk_pcie_ops_v2, .startup = mtk_pcie_startup_port_v2, .setup_irq = mtk_pcie_setup_irq, @@ -1211,6 +1271,7 @@ static struct platform_driver mtk_pcie_driver = { .name = "mtk-pcie", .of_match_table = mtk_pcie_ids, .suppress_bind_attrs = true, + .pm = &mtk_pcie_pm_ops, }, }; builtin_platform_driver(mtk_pcie_driver); -- 2.6.4