Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp1089303imm; Fri, 1 Jun 2018 15:17:43 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIw2C8PGQbvDCgqhcyVHL5KCbsFHFhWOGDoJEcaRhIOhfbtBdjyZ8A9nVUDVw6M1T//oTBi X-Received: by 2002:a17:902:b706:: with SMTP id d6-v6mr12869831pls.105.1527891463193; Fri, 01 Jun 2018 15:17:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527891463; cv=none; d=google.com; s=arc-20160816; b=zibSrL337Giy+zMNmuZLUIgdMpdxBSZPrj468TsBHNEQcFinclj6m1GbiNteewmAsA BjwEh63oM6QccfoGhwgxK7C+XajQktDpTa0TWVyB7jjEHrBB3HjpZLoXQiXx2ZCw24CY L4rcjQ1N0rbJEbbgtmsvNL+qmzulYdqssQ+Lx0bRNroGBcWv+h/oTpBzWqY8gTBQLp0s QChEI017AFlL2Xfs2NJipdPrxz6lZeNjhzlGVRgmUVpFcwD4K83aJPpcWFbHgSrvpWVW 51BBUAtpBL67acDsPoqor1sh+CHk9ClBbwIO1sXq9ujZW9B7ur4CNattIHyBT3ypWhX/ 6Hnw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature :arc-authentication-results; bh=9AfD1cezte2jFTSODxsz8oBOc/6hoFYhWo7lijJ7MA0=; b=bIaS2Ft8c+8AJqV1R5YV96JkDrsfcLA4dUy9VWarmUtvH3rgBMa/nXV0G9N9JSB5yv hTsf31S1WNH6dWmkHr9dJ39+1EeSsfGV2peHWVOyulU2u980O0ozjSqtJP+0aQVSsvuf 2jZE3xF2TiXnnBfRom4ajOhMMEP/H+g0ELzYNKiGeQkQ0EP6/NBY0ALW6MgtaaXSh/nS u9Q2CvpSsxK/OPpjKa1iEJYoWw0dmhiqvOcALvQXA/sGW4wfNWLcvqToC1QU8iTCgR5/ QYhmVGhdnisvnNjNtx2WmiU3nJWqVjlIkLyGOm2BQwkOGm+tudwJbk+k+2EDgrx585iv FKqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ClDMMWcc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u28-v6si40509493pfl.143.2018.06.01.15.17.29; Fri, 01 Jun 2018 15:17:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ClDMMWcc; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751387AbeFAWQH (ORCPT + 99 others); Fri, 1 Jun 2018 18:16:07 -0400 Received: from mail-wr0-f193.google.com ([209.85.128.193]:38608 "EHLO mail-wr0-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751352AbeFAWQD (ORCPT ); Fri, 1 Jun 2018 18:16:03 -0400 Received: by mail-wr0-f193.google.com with SMTP id 94-v6so37581643wrf.5 for ; Fri, 01 Jun 2018 15:16:02 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=9AfD1cezte2jFTSODxsz8oBOc/6hoFYhWo7lijJ7MA0=; b=ClDMMWcc8GgoBgnAmSClJaad1aeoGs7cUA0i3PfKOwakfZNp1RRZouMLBQo4qY7Cpt Y8a9bmsfbgRPRoTd60JJQNcIGumVb8XY2erQCyedf6+liHguTXrPNvsZ9VGxA8fnE8uC aDPUN/D4yyyhj4hbM8ax9RIK4Rd5dFq+wYELk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=9AfD1cezte2jFTSODxsz8oBOc/6hoFYhWo7lijJ7MA0=; b=ZquTqfT47dx+JS4X8VhNuQa6rbdlkFwRCNv6PAQqZb704tC3xYfUNGXlSR0cgvoj8J y4yKTzqoKSXsqzVlidFNaf89KD+2WrH2vmhYTOCX3wF269Vi+S/RgW3qTYWIR1LlbmOh W4YZOEwDvo5XrdZQ6nIoWPp2iFLreB9oNxKT6Zio59tGELXW9koJF2p1TmUfelNSNv0r 5KDKO9qfat5xvk5EvUQgqcZx2NRDfwEAaNm2nojSv//uToWkCRwKhL8Fyd9Ds4zI5o88 euApjTg58CopgKM/R1B3ZweV048AF3xbqwDuPnLo7XHKftp1WtfYU+UUJv5UyIabPP2w p8JQ== X-Gm-Message-State: ALKqPweT1XKQc8vMCudLhl9Bs3yB+Kl88TZUTcqskLyhH8AZnXkrT1Z7 zwO9oHLjqVzmGloqsbT+IOYMRw== X-Received: by 2002:adf:f60a:: with SMTP id t10-v6mr9111616wrp.97.1527891361980; Fri, 01 Jun 2018 15:16:01 -0700 (PDT) Received: from [192.168.1.7] (hst-221-75.medicom.bg. [84.238.221.75]) by smtp.googlemail.com with ESMTPSA id o9-v6sm40865432wrn.74.2018.06.01.15.16.00 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 01 Jun 2018 15:16:01 -0700 (PDT) Subject: Re: [PATCH v2 1/5] media: venus: add a routine to reset ARM9 To: Vikash Garodia , hverkuil@xs4all.nl, mchehab@kernel.org, robh@kernel.org, mark.rutland@arm.com, andy.gross@linaro.org, bjorn.andersson@linaro.org, stanimir.varbanov@linaro.org Cc: linux-media@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, devicetree@vger.kernel.org, acourbot@chromium.org References: <1527884768-22392-1-git-send-email-vgarodia@codeaurora.org> <1527884768-22392-2-git-send-email-vgarodia@codeaurora.org> From: Stanimir Varbanov Message-ID: <894ab678-bc1d-da04-b552-d53301bd3980@linaro.org> Date: Sat, 2 Jun 2018 01:15:59 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.7.0 MIME-Version: 1.0 In-Reply-To: <1527884768-22392-2-git-send-email-vgarodia@codeaurora.org> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Vikash, On 1.06.2018 23:26, Vikash Garodia wrote: > Add a new routine to reset the ARM9 and brings it > out of reset. This is in preparation to add PIL > functionality in venus driver. please squash this patch with 4/5. I don't see a reason to add a function which is not used. Shouldn't this produce gcc warnings? > > Signed-off-by: Vikash Garodia > --- > drivers/media/platform/qcom/venus/firmware.c | 26 ++++++++++++++++++++++++ > drivers/media/platform/qcom/venus/hfi_venus_io.h | 5 +++++ > 2 files changed, 31 insertions(+) > > diff --git a/drivers/media/platform/qcom/venus/firmware.c b/drivers/media/platform/qcom/venus/firmware.c > index 521d4b3..7d89b5a 100644 > --- a/drivers/media/platform/qcom/venus/firmware.c > +++ b/drivers/media/platform/qcom/venus/firmware.c > @@ -14,6 +14,7 @@ > > #include > #include > +#include > #include > #include > #include > @@ -22,11 +23,36 @@ > #include > #include > > +#include "core.h" > #include "firmware.h" > +#include "hfi_venus_io.h" > > #define VENUS_PAS_ID 9 > #define VENUS_FW_MEM_SIZE (6 * SZ_1M) > > +static void venus_reset_hw(struct venus_core *core) can we rename this to venus_reset_cpu? reset_hw sounds like we reset vcodec IPs, so I think we can be more exact here. > +{ > + void __iomem *reg_base = core->base; just 'base', please. > + > + writel(0, reg_base + WRAPPER_FW_START_ADDR); > + writel(VENUS_FW_MEM_SIZE, reg_base + WRAPPER_FW_END_ADDR); > + writel(0, reg_base + WRAPPER_CPA_START_ADDR); > + writel(VENUS_FW_MEM_SIZE, reg_base + WRAPPER_CPA_END_ADDR); > + writel(0x0, reg_base + WRAPPER_CPU_CGC_DIS); > + writel(0x0, reg_base + WRAPPER_CPU_CLOCK_CONFIG); > + > + /* Make sure all register writes are committed. */ > + mb(); the comment says "register writes" hence shouldn't this be wmb? Also if we are going to have explicit memory barrier why not use writel_relaxed? > + > + /* > + * Need to wait 10 cycles of internal clocks before bringing ARM9 Do we know what is the minimum frequency of the internal ARM9 clocks? I.e does 1us is enough for all venus versions. > + * out of reset. > + */ > + udelay(1); > + > + /* Bring Arm9 out of reset */ ARM9 > + writel_relaxed(0, reg_base + WRAPPER_A9SS_SW_RESET); in my opinion we should have a wmb here too regards, Stan