Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp223169imm; Mon, 4 Jun 2018 16:19:11 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIJ8TIz9jmCuIqhY3NxGieGJlpdDZVTDdAPKVq+YK5smRghg7HrtpGYmONaj2IW3gA9Bebl X-Received: by 2002:a62:9f16:: with SMTP id g22-v6mr17456673pfe.207.1528154351010; Mon, 04 Jun 2018 16:19:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528154350; cv=none; d=google.com; s=arc-20160816; b=eES8BuWnKKGIFPsw/658S9DcwFKXk9dXJ/RcHzjcdV2vxecUzQCY/wo1ipixMs7y1p 8Dxwqwc3DTT014dtEgwXHNNkYHta7t6T3iJgrSbxEFdMA6sMW5dR4oYYyFAg2M7ooqg0 A9+DTCj1eC0Yte0IQ0LlHkAr9ABVhj6ahH8igVRGwojGnNmA6luksnhYSM+R5XzTl7So DsBhmF/W2U5XQXBNYUMlIVO4BaQz6W8wpGeBRYcnvA7l8kdBWrnD0xwx0Bhd43Ww58eK fC7x8wiNRLGayUYqR2ZvwDwd/orG40XUhRujrqsUVdLgt5DdY99WBB//vOFFbg1cCG3C y2Ww== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:to:from:cc:in-reply-to:subject:date:dkim-signature :arc-authentication-results; bh=Q+QDPQwAPrXqvQs2mOAr1g94jTDzEluIiYbLTkLXFbg=; b=XM8Uoe4wSxRP9LnGudDzhO1StwQrO57ShcqA4iPj0ccYRTq4r6ZyNfi/6TUTyfU36Q pzgCgnSugCHudWZMCeeQlwl9HwzBdfECpfjQkC/N13Iu/uMsvVIFENPqCFayTPEYiXGh B18W8iVWdiUTQJ4XFMAi5+6XE/6gJdXJjhHMWJYwghj4x8vA/A+9PzK4Y+CYSbUFN6Ae f8igqCk//gWUNJ/dRJP4dkT22CL2mf4SyzydDorm9UhhQrUm3lXMoAkhGCVGTDpYurFF jUoYeght3lc4yP0JKrKLp9v6ugJcw6Y5qWjpLW1fM2vkwMpR5q8nwpJOIB/aDd/63Hmq zpew== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=I578Kdfd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v37-v6si47624280plg.426.2018.06.04.16.18.56; Mon, 04 Jun 2018 16:19:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@sifive.com header.s=google header.b=I578Kdfd; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752034AbeFDXRY (ORCPT + 99 others); Mon, 4 Jun 2018 19:17:24 -0400 Received: from mail-pl0-f65.google.com ([209.85.160.65]:46540 "EHLO mail-pl0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751042AbeFDXRX (ORCPT ); Mon, 4 Jun 2018 19:17:23 -0400 Received: by mail-pl0-f65.google.com with SMTP id 30-v6so262538pld.13 for ; Mon, 04 Jun 2018 16:17:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sifive.com; s=google; h=date:subject:in-reply-to:cc:from:to:message-id:mime-version :content-transfer-encoding; bh=Q+QDPQwAPrXqvQs2mOAr1g94jTDzEluIiYbLTkLXFbg=; b=I578Kdfdi0REDasA+5Wjrfl6/JIumS7ZcrV0G/U4Hc8WRrHY48a50eu7XsJ8iYGXg7 RH4zYgru3N7Vx6DhqEXF9Xbgef5dmV+1z9PSnn959hon7qC8C8UZbAIOsfkkCwEdZCIT Q7MdUhPplfWCptq7GCAMEKRxoLO/fegMP6FmBIRqRUf2tapj3RjhB0r25kto427Q00dF is6tYlpE+XETdITHw45hXavvYE7LG52DuFr4YElqIzxlOO2jZe+MK8ZiDQ9IPdYcInbl TpCUkQXInXMg5hhZb+k07CwszsZJ3MDyKx3d9Ztc/QXCyCyQdPY5MFZOE22xhbqe93cC VaaQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:subject:in-reply-to:cc:from:to:message-id :mime-version:content-transfer-encoding; bh=Q+QDPQwAPrXqvQs2mOAr1g94jTDzEluIiYbLTkLXFbg=; b=JdIlBG4tgXTLbHJSyfkAP3cWYDkKVVFVrSYqWTkv+rcDE/KTIWNgg7grPIkxNRV+Ot qPzDEkShMCWcVLbYQFkUvDYDzR6SbF9zLe/fYl/+o/FnLoKT/f4xDY4bgUFzQDG3TL8F owSRMcfi2HjJ3Du+dFOnFdHkGKAxI+haK5tYYGrPRFzi9n4yS84JnO6yPnMDwBvFgvED 5o7l2Zp4XmBZiE+7CvfgajJEK53m2kMbJTpI4jBxDSssKTACMfQFGiw2OEsptbZOC0UR ACh4jtB5wm/C67lcn3Prg15GTwrbG577wcaRbFCG6tycPsT6b5ogQWZhm1uX9+lJPaH3 cUbA== X-Gm-Message-State: ALKqPwcrroyIt4yqn1MTP/PGIDnFJNLT9iAVGpg5g8EskPU80g+r38MQ pKPOHmLfkFPYsVoq5+/7eRYJbEAr9PI= X-Received: by 2002:a17:902:9883:: with SMTP id s3-v6mr24002817plp.179.1528154242270; Mon, 04 Jun 2018 16:17:22 -0700 (PDT) Received: from localhost ([12.206.222.5]) by smtp.gmail.com with ESMTPSA id y81-v6sm16874896pfd.178.2018.06.04.16.17.21 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 04 Jun 2018 16:17:21 -0700 (PDT) Date: Mon, 04 Jun 2018 16:17:21 -0700 (PDT) X-Google-Original-Date: Mon, 04 Jun 2018 15:43:51 PDT (-0700) Subject: Re: [PATCHv2 11/16] atomics/riscv: define atomic64_fetch_add_unless() In-Reply-To: <20180529154346.3168-12-mark.rutland@arm.com> CC: linux-kernel@vger.kernel.org, mark.rutland@arm.com, boqun.feng@gmail.com, Will Deacon , albert@sifive.com From: Palmer Dabbelt To: mark.rutland@arm.com Message-ID: Mime-Version: 1.0 (MHng) Content-Type: text/plain; charset=utf-8; format=flowed Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tue, 29 May 2018 08:43:41 PDT (-0700), mark.rutland@arm.com wrote: > As a step towards unifying the atomic/atomic64/atomic_long APIs, this > patch converts the arch/riscv implementation of atomic64_add_unless() > into an implementation of atomic64_fetch_add_unless(). > > A wrapper in will build atomic_add_unless() atop of > this, provided it is given a preprocessor definition. > > No functional change is intended as a result of this patch. > > Signed-off-by: Mark Rutland > Acked-by: Peter Zijlstra (Intel) > Cc: Boqun Feng > Cc: Will Deacon > Cc: Palmer Dabbelt > Cc: Albert Ou > --- > arch/riscv/include/asm/atomic.h | 8 ++------ > 1 file changed, 2 insertions(+), 6 deletions(-) > > diff --git a/arch/riscv/include/asm/atomic.h b/arch/riscv/include/asm/atomic.h > index 5f161daefcd2..d959bbaaad41 100644 > --- a/arch/riscv/include/asm/atomic.h > +++ b/arch/riscv/include/asm/atomic.h > @@ -352,7 +352,7 @@ static __always_inline int atomic_fetch_add_unless(atomic_t *v, int a, int u) > #define atomic_fetch_add_unless atomic_fetch_add_unless > > #ifndef CONFIG_GENERIC_ATOMIC64 > -static __always_inline long __atomic64_add_unless(atomic64_t *v, long a, long u) > +static __always_inline long atomic64_fetch_add_unless(atomic64_t *v, long a, long u) > { > long prev, rc; > > @@ -369,11 +369,7 @@ static __always_inline long __atomic64_add_unless(atomic64_t *v, long a, long u) > : "memory"); > return prev; > } > - > -static __always_inline int atomic64_add_unless(atomic64_t *v, long a, long u) > -{ > - return __atomic64_add_unless(v, a, u) != u; > -} > +#define atomic64_fetch_add_unless atomic64_fetch_add_unless > #endif > > /* For some reason I remember there being a reason we were doing this in such an odd fashion but I can't remember what it was any more. Assuming this still builds, feel free to add an Acked-by Palmer Dabbelt Thanks!