Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp2513840imm; Thu, 7 Jun 2018 11:57:22 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKqXbvSiFvfSxfQANY3D1X7ezF+1xOvbSx8vuu5BqU2Pvd0jg95Qc8/2IXHlsQshkEM5Iw4 X-Received: by 2002:a63:7707:: with SMTP id s7-v6mr2611992pgc.426.1528397841996; Thu, 07 Jun 2018 11:57:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528397841; cv=none; d=google.com; s=arc-20160816; b=OYhhZQvW9TKHXj4waDQq5BPd8HRgDfivkVwJ5fapfRx3YMUVFsZDbW6S1yzRgTCy5o m+1qn3l1aKPY7ReAe9iL1FIq0B1aIH/VyvpUv/oS2G+BB2bAvlr0VzCIvGcZhytCH8Pb RaRmBq8kI9GOwbhfGHnlbvVMt2OzyRYo6CPHdvWZkiaKcwrYUIXROc+4xhEEFHmbPEdN U3nO4zfC4fwiaRVJv54liVS3JF3vaiPsELqNQaC8cuWQ3joavs1XfJcZfFnJ3DflBRzv cU3FmDZhiLluqjE3zbD4okEbCr9uR91y07/bcZXywob1Jo8yEff8c0G+K/Y1cYAsrlId 7dCA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:subject:message-id:date:cc:to :from:mime-version:content-transfer-encoding:content-disposition :arc-authentication-results; bh=JvvQNX80hQjKgxrl8gd9fPew6lHahIgJWJ2RQJv58HE=; b=QrcobbYndwNZWSuS8UC7yX6VtrSV8j1KxC1GWz7bNLP1VHJ0AfbOksXDQRmMiNgsO2 zPvw5Ci2eLSx+7EztOsT1E+JAiKgRcdCARQ6JXLvu9SUCG2M1FDIAAx+4O7Dn81ehsxO UFmXnsKfT4VFUYwWseQyNVQv5omQfOfaAC3kLABkIWYE45dDsFwSOnPTxlQKJ8bd0EQ3 DZvPqkPNuzqCadldWdix4rKAre+GIiOcIwvpfJbWXrkBWPtjfpqkJ0t2UTwnoVkWFzZK iWE57jZrPiZwKcnB23spiUsGGWAxgJdUzXjasLbvdtmSOURWyxW18CGSInUVcaOcc54G cXFg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f8-v6si34916435plt.35.2018.06.07.11.57.07; Thu, 07 Jun 2018 11:57:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934980AbeFGQJJ (ORCPT + 99 others); Thu, 7 Jun 2018 12:09:09 -0400 Received: from shadbolt.e.decadent.org.uk ([88.96.1.126]:39207 "EHLO shadbolt.e.decadent.org.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932989AbeFGOJC (ORCPT ); Thu, 7 Jun 2018 10:09:02 -0400 Received: from [148.252.241.226] (helo=deadeye) by shadbolt.decadent.org.uk with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.84_2) (envelope-from ) id 1fQvb1-0005Zx-Qx; Thu, 07 Jun 2018 15:08:59 +0100 Received: from ben by deadeye with local (Exim 4.91) (envelope-from ) id 1fQvay-0002ik-6O; Thu, 07 Jun 2018 15:08:56 +0100 Content-Type: text/plain; charset="UTF-8" Content-Disposition: inline Content-Transfer-Encoding: 8bit MIME-Version: 1.0 From: Ben Hutchings To: linux-kernel@vger.kernel.org, stable@vger.kernel.org CC: akpm@linux-foundation.org, "Steven Rostedt" , "Masami Hiramatsu" , "Wang Nan" , "Ingo Molnar" , "" , "" , "" , "" Date: Thu, 07 Jun 2018 15:05:21 +0100 Message-ID: X-Mailer: LinuxStableQueue (scripts by bwh) Subject: [PATCH 3.16 033/410] x86/traps: Enable DEBUG_STACK after cpu_init() for TRAP_DB/BP In-Reply-To: X-SA-Exim-Connect-IP: 148.252.241.226 X-SA-Exim-Mail-From: ben@decadent.org.uk X-SA-Exim-Scanned: No (on shadbolt.decadent.org.uk); SAEximRunCond expanded to false Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 3.16.57-rc1 review patch. If anyone has any objections, please let me know. ------------------ From: Wang Nan commit b4d8327024637cb2a1f7910dcb5d0ad7a096f473 upstream. Before this patch early_trap_init() installs DEBUG_STACK for X86_TRAP_BP and X86_TRAP_DB. However, DEBUG_STACK doesn't work correctly until cpu_init() <-- trap_init(). This patch passes 0 to set_intr_gate_ist() and set_system_intr_gate_ist() instead of DEBUG_STACK to let it use same stack as kernel, and installs DEBUG_STACK for them in trap_init(). As core runs at ring 0 between early_trap_init() and trap_init(), there is no chance to get a bad stack before trap_init(). As NMI is also enabled in trap_init(), we don't need to care about is_debug_stack() and related things used in arch/x86/kernel/nmi.c. Signed-off-by: Wang Nan Reviewed-by: Masami Hiramatsu Acked-by: Steven Rostedt Cc: Cc: Cc: Cc: Link: http://lkml.kernel.org/r/1424929779-13174-1-git-send-email-wangnan0@huawei.com Signed-off-by: Ingo Molnar Signed-off-by: Ben Hutchings --- arch/x86/kernel/traps.c | 21 +++++++++++++++++++-- 1 file changed, 19 insertions(+), 2 deletions(-) --- a/arch/x86/kernel/traps.c +++ b/arch/x86/kernel/traps.c @@ -773,9 +773,17 @@ dotraplinkage void do_iret_error(struct /* Set of traps needed for early debugging. */ void __init early_trap_init(void) { - set_intr_gate_ist(X86_TRAP_DB, &debug, DEBUG_STACK); + /* + * Don't set ist to DEBUG_STACK as it doesn't work until TSS is + * ready in cpu_init() <-- trap_init(). Before trap_init(), CPU + * runs at ring 0 so it is impossible to hit an invalid stack. + * Using the original stack works well enough at this early + * stage. DEBUG_STACK will be equipped after cpu_init() in + * trap_init(). + */ + set_intr_gate_ist(X86_TRAP_DB, &debug, 0); /* int3 can be called from all */ - set_system_intr_gate_ist(X86_TRAP_BP, &int3, DEBUG_STACK); + set_system_intr_gate_ist(X86_TRAP_BP, &int3, 0); #ifdef CONFIG_X86_32 set_intr_gate(X86_TRAP_PF, page_fault); #endif @@ -853,6 +861,15 @@ void __init trap_init(void) */ cpu_init(); + /* + * X86_TRAP_DB and X86_TRAP_BP have been set + * in early_trap_init(). However, DEBUG_STACK works only after + * cpu_init() loads TSS. See comments in early_trap_init(). + */ + set_intr_gate_ist(X86_TRAP_DB, &debug, DEBUG_STACK); + /* int3 can be called from all */ + set_system_intr_gate_ist(X86_TRAP_BP, &int3, DEBUG_STACK); + x86_init.irqs.trap_init(); #ifdef CONFIG_X86_64