Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp2057863imm; Sat, 9 Jun 2018 07:05:15 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKJ+xvUKTANn60tN1sLmRLcGVwvNlRiN+7SoZkmmkw1BEVI5NhQXDRZvDCXJf1z3kfviYYQ X-Received: by 2002:a17:902:bb8a:: with SMTP id m10-v6mr11036237pls.236.1528553114971; Sat, 09 Jun 2018 07:05:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528553114; cv=none; d=google.com; s=arc-20160816; b=SltFSige+FyrLKnzgShvRCo95u5mVeu0hqAabnFvnT99VL6GSlOmvqThH7VuJS+mLM nNyNDBWS5hoILGdbcYnI042Xwm1Y41IUFACeKcbeNRYX/cydHUNxFEu3nkOYOzshR1J3 LVmP2BBDvEZPtsficLikXGSuO0fHZAt55KkeU6E9cHVIhqcetNmlDagNqt9Qe2URYFXx OGzXAr4zacXgUq75n2sxnIEDz57ylround6Wi6BEXM4mCL3z7C7S6gZBg/nB18i9fjOm GczdLWgGFlKkpSiE65mGDBGHI9Vcl4DRnRaywRU0HZQqyU5xKKnj8SYyxegtuOB9PLMU tRHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=mTpXdNg/kUL1h8CCG7+VyS+Bu4yjZEBcFSavjJKK+0c=; b=P4P8324qOnZPvXqKMBKCVUwQI4OEaSnUr8VKtdYQjSJEhx/Ub9TApgEmQTHpn60KaK IpE9mrMsNOzJS8l9/cO4AJETzZD8Jt70OmD/7ye6KHByuaF6F5SrE8dldXA248FwyBCn /VSsxta8/7opjAcC2N6WZ3AYl+Zo1QSmOCJdk5shONSkyZ5n5rvJyIPY8TABXkWqVFE4 gJUOF87XXEj9WinNtdqCuIeey9ZMlcM7qbppRq0UZGJH6WuDS1E+1/a35QvfUmvrOXSk xe/C4zIKjwxCRCb2zsCeUaOtdPwlG8O+/AscZCcDNpl8ODru8nm1yxRWqB40QJtwNmMh Z15Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=FKuuwicw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v1-v6si6648164ply.458.2018.06.09.07.05.00; Sat, 09 Jun 2018 07:05:14 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=FKuuwicw; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753447AbeFIODR (ORCPT + 99 others); Sat, 9 Jun 2018 10:03:17 -0400 Received: from mail-lf0-f65.google.com ([209.85.215.65]:43552 "EHLO mail-lf0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753336AbeFIODM (ORCPT ); Sat, 9 Jun 2018 10:03:12 -0400 Received: by mail-lf0-f65.google.com with SMTP id n15-v6so24167046lfn.10; Sat, 09 Jun 2018 07:03:11 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=mTpXdNg/kUL1h8CCG7+VyS+Bu4yjZEBcFSavjJKK+0c=; b=FKuuwicwaGtulq4r5rrdZdnJK4XSOWmSw2M9kkGDrXnLFgFtrq2gzstvZabi9GgW3E J0OZb/co9L5Q4HPfyjPH/ob5as1dMMmKWYCKYckOzCqcwnpmbe/jBsdQY7nyQ6aRcvAK zq1ZEv4qAfPjkWy1EpH9ET98KkLayuvWR8H2UiTIebPupBHo+ZS95Fq2ZoL94wPV8EnZ cQGoG+6PafpzL9zeTAb3dA09eMyxJg7YD2aHOGeIIvYflFuRzRx+7P49NwZ623NDAlEf jWO+fv3m4MWcFU57Gse05Y5/L5DQ/EGiSglCZy5z4NGDNruSzO1AwQKt+Fjz1wfTv/5m XMsA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=mTpXdNg/kUL1h8CCG7+VyS+Bu4yjZEBcFSavjJKK+0c=; b=LJA8XxegID/ijEfX1EF8LrWw/a0ZxAQTiFqqSeX3l73x8CuDq0uVJ5KNGlSHNUymJP qxz4bXS/Mqn1eRr7FEeLL8QUXdr+iteRi1QmbGEc4SOZXXbLGygjJx2RNQ3ARcLm1rQ2 bJPSiTlEQsfJkP5ijZW4uvthDgPRSckf6f3fCz6I2JT3VY+dutsDxK8qPEg4XJM3e27Y THbBbiagUqgCL+VIqtbEawnu+HsZxiTTv9+7nFVa3yiT6k1qSEWHtI1v3OHnthKftbrG XKWAcwSHBDZy0xdaF/6IlrOalz7cNUy+NvmYYtTnm0/bXYYv2o3XoyCyYm5y6T451VDr Kbog== X-Gm-Message-State: APt69E3uVv6NmBHqcCVIkqejloGlbjNwqWosX3hQO8cDBVGyZtZXipeM sutA7p75q9zwGqiALmGUWoY= X-Received: by 2002:a2e:55cf:: with SMTP id g76-v6mr4711105lje.4.1528552990652; Sat, 09 Jun 2018 07:03:10 -0700 (PDT) Received: from localhost.localdomain (apn-31-0-40-98.dynamic.gprs.plus.pl. [31.0.40.98]) by smtp.gmail.com with ESMTPSA id n84-v6sm4477727lfi.19.2018.06.09.07.03.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sat, 09 Jun 2018 07:03:10 -0700 (PDT) From: Janusz Krzysztofik To: Dmitry Torokhov , Tony Lindgren , Aaro Koskinen Cc: "David S . Miller" , Mauro Carvalho Chehab , Greg Kroah-Hartman , Andrew Morton , Randy Dunlap , Liam Girdwood , Mark Brown , Linus Walleij , linux-arm-kernel@lists.infradead.org, linux-input@vger.kernel.org, linux-omap@vger.kernel.org, linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org, Janusz Krzysztofik Subject: [PATCH 07/10] ARM: OMAP1: ams-delta FIQ: Keep serio input GPIOs requested Date: Sat, 9 Jun 2018 16:02:21 +0200 Message-Id: <20180609140224.32606-7-jmkrzyszt@gmail.com> X-Mailer: git-send-email 2.16.1 In-Reply-To: <20180609140224.32606-1-jmkrzyszt@gmail.com> References: <20180609140224.32606-1-jmkrzyszt@gmail.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From the very beginning, input GPIO pins of ams-delta serio port have been used by FIQ handler, not serio driver. Don't request those pins from the ams-delta-serio driver any longer, instead keep them requested and initialized by the FIQ initialization routine which already requests them and releases while identifying GPIO IRQs. Signed-off-by: Janusz Krzysztofik --- arch/arm/mach-omap1/ams-delta-fiq.c | 42 ++++++++++++++++++++++++++++++----- drivers/input/serio/ams_delta_serio.c | 30 ++----------------------- 2 files changed, 39 insertions(+), 33 deletions(-) diff --git a/arch/arm/mach-omap1/ams-delta-fiq.c b/arch/arm/mach-omap1/ams-delta-fiq.c index 1d54a6177f14..5a6c59ac9b5f 100644 --- a/arch/arm/mach-omap1/ams-delta-fiq.c +++ b/arch/arm/mach-omap1/ams-delta-fiq.c @@ -45,6 +45,11 @@ static struct irq_chip *irq_chip; static struct irq_data *irq_data[16]; static unsigned int irq_counter[16]; +static const char *pin_name[16] __initconst = { + [AMS_DELTA_GPIO_PIN_KEYBRD_DATA] = "keybrd_data", + [AMS_DELTA_GPIO_PIN_KEYBRD_CLK] = "keybrd_clk", +}; + static irqreturn_t deferred_fiq(int irq, void *dev_id) { struct irq_data *d; @@ -80,7 +85,7 @@ static irqreturn_t deferred_fiq(int irq, void *dev_id) void __init ams_delta_init_fiq(struct gpio_chip *chip) { - struct gpio_desc *gpiod; + struct gpio_desc *gpiod, *data = NULL, *clk = NULL; void *fiqhandler_start; unsigned int fiqhandler_length; struct pt_regs FIQ_regs; @@ -96,7 +101,7 @@ void __init ams_delta_init_fiq(struct gpio_chip *chip) } for (i = 0; i < ARRAY_SIZE(irq_data); i++) { - gpiod = gpiochip_request_own_desc(chip, i, NULL); + gpiod = gpiochip_request_own_desc(chip, i, pin_name[i]); if (IS_ERR(gpiod)) { pr_err("%s: failed to get GPIO pin %d (%ld)\n", __func__, i, PTR_ERR(gpiod)); @@ -105,8 +110,27 @@ void __init ams_delta_init_fiq(struct gpio_chip *chip) /* Store irq_data location for IRQ handler use */ irq_data[i] = irq_get_irq_data(gpiod_to_irq(gpiod)); - gpiochip_free_own_desc(gpiod); + /* + * FIQ handler takes full control over serio data and clk GPIO + * pins. Initiaize them and keep requested so nobody can + * interfere. Fail if any of those two couldn't be requested. + */ + switch (i) { + case AMS_DELTA_GPIO_PIN_KEYBRD_DATA: + data = gpiod; + gpiod_direction_input(data); + break; + case AMS_DELTA_GPIO_PIN_KEYBRD_CLK: + clk = gpiod; + gpiod_direction_input(clk); + break; + default: + gpiochip_free_own_desc(gpiod); + break; + } } + if (!data || !clk) + goto out_gpio; fiqhandler_start = &qwerty_fiqin_start; fiqhandler_length = &qwerty_fiqin_end - &qwerty_fiqin_start; @@ -117,7 +141,7 @@ void __init ams_delta_init_fiq(struct gpio_chip *chip) if (retval) { pr_err("ams_delta_init_fiq(): couldn't claim FIQ, ret=%d\n", retval); - return; + goto out_gpio; } retval = request_irq(INT_DEFERRED_FIQ, deferred_fiq, @@ -125,7 +149,7 @@ void __init ams_delta_init_fiq(struct gpio_chip *chip) if (retval < 0) { pr_err("Failed to get deferred_fiq IRQ, ret=%d\n", retval); release_fiq(&fh); - return; + goto out_gpio; } /* * Since no set_type() method is provided by OMAP irq chip, @@ -175,4 +199,12 @@ void __init ams_delta_init_fiq(struct gpio_chip *chip) offset = IRQ_ILR0_REG_OFFSET + (INT_GPIO_BANK1 - NR_IRQS_LEGACY) * 0x4; val = omap_readl(OMAP_IH1_BASE + offset) | 1; omap_writel(val, OMAP_IH1_BASE + offset); + + return; + +out_gpio: + if (data) + gpiochip_free_own_desc(data); + if (clk) + gpiochip_free_own_desc(clk); } diff --git a/drivers/input/serio/ams_delta_serio.c b/drivers/input/serio/ams_delta_serio.c index 0b4d5a952ecb..a83d8b3cd838 100644 --- a/drivers/input/serio/ams_delta_serio.c +++ b/drivers/input/serio/ams_delta_serio.c @@ -110,19 +110,6 @@ static void ams_delta_serio_close(struct serio *serio) regulator_disable(priv->vcc); } -static const struct gpio ams_delta_gpios[] __initconst_or_module = { - { - .gpio = AMS_DELTA_GPIO_PIN_KEYBRD_DATA, - .flags = GPIOF_DIR_IN, - .label = "serio-data", - }, - { - .gpio = AMS_DELTA_GPIO_PIN_KEYBRD_CLK, - .flags = GPIOF_DIR_IN, - .label = "serio-clock", - }, -}; - static int ams_delta_serio_init(struct platform_device *pdev) { struct ams_delta_serio *priv; @@ -133,13 +120,6 @@ static int ams_delta_serio_init(struct platform_device *pdev) if (!priv) return -ENOMEM; - err = gpio_request_array(ams_delta_gpios, - ARRAY_SIZE(ams_delta_gpios)); - if (err) { - dev_err(&pdev->dev, "Couldn't request gpio pins\n"); - goto serio; - } - priv->vcc = devm_regulator_get(&pdev->dev, "vcc"); if (IS_ERR(priv->vcc)) { err = PTR_ERR(priv->vcc); @@ -147,7 +127,7 @@ static int ams_delta_serio_init(struct platform_device *pdev) /* Fail softly if the regulator is not available yet */ if (err == -ENODEV) err = -EPROBE_DEFER; - goto gpio; + return err; } err = request_irq(gpio_to_irq(AMS_DELTA_GPIO_PIN_KEYBRD_CLK), @@ -155,7 +135,7 @@ static int ams_delta_serio_init(struct platform_device *pdev) DRIVER_NAME, priv); if (err < 0) { dev_err(&pdev->dev, "IRQ request failed (%d)\n", err); - goto gpio; + return err; } /* * Since GPIO register handling for keyboard clock pin is performed @@ -191,10 +171,6 @@ static int ams_delta_serio_init(struct platform_device *pdev) irq: free_irq(gpio_to_irq(AMS_DELTA_GPIO_PIN_KEYBRD_CLK), priv); -gpio: - gpio_free_array(ams_delta_gpios, - ARRAY_SIZE(ams_delta_gpios)); -serio: return err; } @@ -204,8 +180,6 @@ static int ams_delta_serio_exit(struct platform_device *pdev) serio_unregister_port(priv->serio); free_irq(gpio_to_irq(AMS_DELTA_GPIO_PIN_KEYBRD_CLK), 0); - gpio_free_array(ams_delta_gpios, - ARRAY_SIZE(ams_delta_gpios)); return 0; } -- 2.16.1