Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp3575494imm; Sun, 10 Jun 2018 20:27:31 -0700 (PDT) X-Google-Smtp-Source: ADUXVKITRSxzXP5h+cMtWLa4W5oX00tKqHteacEqf5F6aQwddaXcXP3SogPR1ifUaP9NGhTd7VBH X-Received: by 2002:a17:902:b40f:: with SMTP id x15-v6mr16865002plr.270.1528687651042; Sun, 10 Jun 2018 20:27:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528687651; cv=none; d=google.com; s=arc-20160816; b=KHBhXJkip3XeaywY0wLCk/51n/i2EZMLeJXzfmUF+LAijl2+ioNEMTQfOOp6AyYT0t ZOJazeiMqblitJ9VgRvF057NVuKssuyEKyV5JcYxB5279/NO5FBwpqvYnRdFOOLG5n6J 7mWCqUrdXZ5gpy08QVxqwK9iaWPr7aK2EnizIZ0jN3DbDq687R9dBPSPcwBR2W72cYik PdoJUMf0y9FbLdZGHP9N3tNPoyFS5lfKbdnwRZ3Axz/Tqk//0gDv/C5r6t2dHloJLEP1 sozVBmpfAq7VPofoGUEheMptV+Cwfefq1jq6ByT28xYqlV5yAEWlHEvI8oG2nc7SWRu4 5TLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=/bU77/7YfyLLTSf4kVWx/uuOO70B0b8fcrqdnoDreAs=; b=Ii4H95tD1KNGuYwacbcZ3/4yYnXzPXSDKACkSrdiaT4H3kYis+pl8G5hiCZAk5vNg7 +HKzHbaFbk9BTBD/Z5AjrsXB8/x96FXbIC+siF556J+d29V1/ChGd7SZtACoOgqMBBrd 4LMl0Wie8LZztWFVMb04jnq+nUD808W3sYdkYiolkGsDNXS/5gPpFHYYFv7Sj/6obRCD 71ACgsBQ36tABv0iPij7yx0TcHBo1nxif1DED4GXM8R7gYzT1FQJmGNUORRwHMUDDFla AxpoxnRPu/sBJzmu01Xd9pEtP0KXUDRh6STVfqA+QSVIFRolcfNUTZaA9rf5QFqaz8a8 nkfQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k13-v6si25540469pfd.97.2018.06.10.20.27.16; Sun, 10 Jun 2018 20:27:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753909AbeFKD0m (ORCPT + 99 others); Sun, 10 Jun 2018 23:26:42 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:24350 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1753785AbeFKD0k (ORCPT ); Sun, 10 Jun 2018 23:26:40 -0400 X-UUID: 1227ac61af5e43bfa3467b85a758d1d2-20180611 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 407655709; Mon, 11 Jun 2018 11:26:38 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Mon, 11 Jun 2018 11:26:35 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Mon, 11 Jun 2018 11:26:35 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v5 00/28] Add support for mediatek SOC MT2712 Date: Mon, 11 Jun 2018 11:25:52 +0800 Message-ID: <1528687580-549-1-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add support for the Mediatek MT2712 DISP subsystem. MT2712 is base on MT8173, there are some difference as following: MT2712 support three disp output(two ovl and one rdma) Change in v5: - Keep the value of MAX_CONNECTOR, because it is useless - Add the new patch for component DPI1 - Add the new patch for component DSI2 - Add the new patch for component DSI3 - Add some connection from RDMA0/RDMA1/RDMA2 to DPI0/DPI1/DSI1/DSI2/DSI3 - Add the new patch about DPI1/DSI2/DSI3 support for mutex - Add the new patch about DPI1/DSI1/DSI2/DSI3 in comp_init - Change ddp path DSI2 to DSI3 in third path Stu Hsieh (28): drm/mediatek: update dt-bindings for mt2712 drm/mediatek: support maximum 64 mutex mod drm/mediatek: add ddp component AAL1 drm/mediatek: add ddp component OD1 drm/mediatek: add ddp component PWM1 drm/mediatek: add ddp component PWM2 drm/mediatek: add component DPI1 drm/mediatek: add component DSI2 drm/mediatek: add component DSI3 drm/mediatek: add connection from OD1 to RDMA1 drm/mediatek: add connection from RDMA0 to DPI0 drm/mediatek: add connection from RDMA0 to DSI2 drm/mediatek: add connection from RDMA0 to DSI3 drm/mediatek: add connection from RDMA1 to DPI1 drm/mediatek: add connection from RDMA1 to DSI1 drm/mediatek: add connection from RDMA1 to DSI2 drm/mediatek: add connection from RDMA1 to DSI3 drm/mediatek: add connection from RDMA2 to DPI0 drm/mediatek: add connection from RDMA2 to DPI1 drm/mediatek: add connection from RDMA2 to DSI1 drm/mediatek: add connection from RDMA2 to DSI2 drm/mediatek: add connection from RDMA2 to DSI3 drm/mediatek: add DPI1 support for mutex drm/mediatek: add DSI2 support for mutex drm/mediatek: add DSI3 support for mutex drm/mediatek: add DPI1/DSI1/DSI2/DSI3 in comp_init drm/mediatek: add third ddp path drm/mediatek: Add support for mediatek SOC MT2712 .../bindings/display/mediatek/mediatek,disp.txt | 2 +- drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 3 + drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 227 ++++++++++++++++++--- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 15 +- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 10 +- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 47 ++++- drivers/gpu/drm/mediatek/mtk_drm_drv.h | 5 +- 7 files changed, 270 insertions(+), 39 deletions(-) -- 2.12.5