Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp3577651imm; Sun, 10 Jun 2018 20:30:59 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJQefwFix+5A6g6PvoEhyZZq56IPG9pCcuGpE/7XtPRXSyqzA9eeRLLNDuz2tSqDE9KdMr2 X-Received: by 2002:a63:b407:: with SMTP id s7-v6mr13540757pgf.334.1528687859636; Sun, 10 Jun 2018 20:30:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528687859; cv=none; d=google.com; s=arc-20160816; b=Upevh8JPA76gBieUIFJc1WinDsB9fQXu9TDba2IfptJX+f26GsR2TpL0XGtII130bj 8BJMCj7f9/NNmktpPONRJ9J7GWZ1vg0sJiUhGMOrP7lm9BBgAilsroe2snlILGOKrec2 3tLLanGrlLS6mqwwI+pTtNymRC2sIYroiLDRR6PkunDEmCTJp5uQMz/OdBk9DzBz02ec lsZSJ69EWZ5J+q0wSHa+qZSH7kRr9agR4d9aiSEbtxDSbzX3RSEmB0bAEFc3hSbm+jUZ gIffSVd3qwhkzNs51BBtphq/KoQUY0piwBW4B0XKS3Set/N8Qy1GvvYARkaAzaMy/8+y t4pg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=fYJOzMc9RIZBbs4HMwuA4Ml1hyvExJXOoQO5NxazW14=; b=a6yJ59oF5CWMAjlo0tJI6BRinMUh5shb5wzTblDrqtIw8R5IxFcZ2aqAYiOx2ljIYQ UG9zZVFUcHKr/i5GpyD96bhdFnppfGoZtM2udUT03Sqm891cmRwtkZdSbiIaCcY4TBg2 zH2obVFZOzRkNDaoEzc8x2jPtQ2oNJdjB4h4Mo8OOB6+w5+AF1XrWLXF2j1rbiFlB2fu uFs1QmcqsPFZe+aw/rOxIKMOn2nz+iWkYapSDlEpKc0FbpTZkOVXXYuRxfBS5HacYpoi PM4JnP7GFgG7UYKkFsUIZWVcfL2dbZd3dKUBqbu8U/0bCxiSJIPq+IAjrFiUZKyDZeZI vRoQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j12-v6si26281668pgq.312.2018.06.10.20.30.45; Sun, 10 Jun 2018 20:30:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932630AbeFKD3w (ORCPT + 99 others); Sun, 10 Jun 2018 23:29:52 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:5630 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S932395AbeFKD1J (ORCPT ); Sun, 10 Jun 2018 23:27:09 -0400 X-UUID: 82148c1a009541968b1730e3f00c9a45-20180611 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 571192112; Mon, 11 Jun 2018 11:27:07 +0800 Received: from mtkcas09.mediatek.inc (172.21.101.178) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Mon, 11 Jun 2018 11:27:05 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas09.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Mon, 11 Jun 2018 11:27:05 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH 20/28] drm/mediatek: add connection from RDMA2 to DSI1 Date: Mon, 11 Jun 2018 11:26:12 +0800 Message-ID: <1528687580-549-21-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1528687580-549-1-git-send-email-stu.hsieh@mediatek.com> References: <1528687580-549-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA2 to DSI1 Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index 2d883815d79c..ae10f8f1e140 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -94,11 +94,13 @@ #define RDMA1_MOUT_DPI1 0x3 #define RDMA2_MOUT_DPI0 0x2 #define RDMA2_MOUT_DPI1 0x3 +#define RDMA2_MOUT_DSI1 0x1 #define DPI0_SEL_IN_RDMA1 0x1 #define DPI0_SEL_IN_RDMA2 0x3 #define DPI1_SEL_IN_RDMA1 (0x1 << 8) #define DPI1_SEL_IN_RDMA2 (0x3 << 8) #define DSI1_SEL_IN_RDMA1 0x1 +#define DSI1_SEL_IN_RDMA2 0x4 #define DSI2_SEL_IN_RDMA1 (0x1 << 16) #define DSI3_SEL_IN_RDMA1 (0x1 << 16) #define COLOR1_SEL_IN_OVL1 0x1 @@ -198,6 +200,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI1) { *addr = DISP_REG_CONFIG_DISP_RDMA1_MOUT_EN; value = RDMA1_MOUT_DPI1; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DSI1) { + *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; + value = RDMA2_MOUT_DSI1; } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; value = RDMA2_MOUT_DPI0; @@ -241,6 +246,9 @@ static unsigned int mtk_ddp_sel_in(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { *addr = DISP_REG_CONFIG_DPI_SEL_IN; value = DPI1_SEL_IN_RDMA2; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DSI1) { + *addr = DISP_REG_CONFIG_DSIE_SEL_IN; + value = DSI1_SEL_IN_RDMA2; } else if (cur == DDP_COMPONENT_OVL1 && next == DDP_COMPONENT_COLOR1) { *addr = DISP_REG_CONFIG_DISP_COLOR1_SEL_IN; value = COLOR1_SEL_IN_OVL1; -- 2.12.5