Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp5327850imm; Tue, 12 Jun 2018 06:18:43 -0700 (PDT) X-Google-Smtp-Source: ADUXVKK0IsA/A5gZxBm9vFCrHTLRKwdwTTpCu9iEZobtCm9dhEBGQut+aA3XuqkBMCuj+EUwMw6o X-Received: by 2002:a63:9d81:: with SMTP id i123-v6mr322219pgd.162.1528809523551; Tue, 12 Jun 2018 06:18:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528809523; cv=none; d=google.com; s=arc-20160816; b=NSf8t0VFC1AikxwT8Yf2dJYpTARKX330oOURfbi424OUJouOmebnga9eFmAwDXrsvI iH1Xq8HOW/vNh7DAROt90rd7vRcgM0uuSQWMpOaK0cooknxFLzE+BGshh9zmzgBsUKZ+ 85DxV9ZrTHih/RqD09KDpJmrpjTQxISJOOhHiPK3yowsCy2vGRPTBr/OHIYN/6PfJuVT R5XItNB8ryZpbKdNVdvD7duLYoRlTRl6fRN/Wr/D1mMmbp5rrlLo2egeMA5o4m9Lo+K5 4LIKAWcYBc8mqxu44Jmbva43eP+Rcp9rjzkhA2Mis6MiKitsJzwHqKdU9ZQwdrorS/WU cSIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=cBOLfaGu03XxMIgf7Vw2rmsOdUkJq+2YzQYavhAJMYY=; b=CSA4MnTtA2GkDO+7HIyy9YfqTaYjhmuYGyLRRFo7hOml/gtcwA7GPzew/WosfM+JdB vqd2BsURLjOi+yv9tgZhrPZ5An6Zqipj0UQU3v47kF4HKPI5HJ2srVslAE0f4B6mEPee kC+Jeyvu/l+fV8xt5NIAJuNi789j6nokrwK4b5u1SgL4HPvukHm1kbeg9HGRClqsy0RB tLGtglMiGxK2pv0MNWAf6vrVIBz4CCn+H8kK1saH3CoRTPc/LxZlzv7bVxTt1fix0n/q TsrWXjkWo2YE+1yvtb/mtAtqm0SIQxX5RQXGlXHBg29ErSu1dUFigwfSUBTAz8u0MEys qgsw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a11-v6si112972pgt.205.2018.06.12.06.18.28; Tue, 12 Jun 2018 06:18:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934127AbeFLNQ4 (ORCPT + 99 others); Tue, 12 Jun 2018 09:16:56 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:26904 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S933928AbeFLNQy (ORCPT ); Tue, 12 Jun 2018 09:16:54 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w5CDE38s017834; Tue, 12 Jun 2018 15:16:08 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2jjegrr43x-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Tue, 12 Jun 2018 15:16:08 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id F27A942; Tue, 12 Jun 2018 13:16:04 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas24.st.com [10.75.90.94]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id D0ACAA543; Tue, 12 Jun 2018 13:16:04 +0000 (GMT) Received: from SAFEX1HUBCAS21.st.com (10.75.90.44) by Safex1hubcas24.st.com (10.75.90.94) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 12 Jun 2018 15:16:04 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 12 Jun 2018 15:16:04 +0200 From: Ludovic Barre To: Ulf Hansson , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , Gerald Baeza , , , , , Ludovic Barre Subject: [PATCH 14/19] mmc: mmci: add clock divider for stm32 sdmmc Date: Tue, 12 Jun 2018 15:14:35 +0200 Message-ID: <1528809280-31116-15-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1528809280-31116-1-git-send-email-ludovic.Barre@st.com> References: <1528809280-31116-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-06-12_01:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre The STM32 sdmmc variant has a different clock divider. Signed-off-by: Ludovic Barre --- drivers/mmc/host/mmci.c | 2 ++ drivers/mmc/host/mmci.h | 2 ++ 2 files changed, 4 insertions(+) diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c index 9af7db8..e24fd1e 100644 --- a/drivers/mmc/host/mmci.c +++ b/drivers/mmc/host/mmci.c @@ -1451,6 +1451,8 @@ static int mmci_probe(struct amba_device *dev, */ if (variant->st_clkdiv) mmc->f_min = DIV_ROUND_UP(host->mclk, 257); + else if (variant->stm32_clkdiv) + mmc->f_min = DIV_ROUND_UP(host->mclk, 2046); else if (variant->explicit_mclk_control) mmc->f_min = clk_round_rate(host->clk, 100000); else diff --git a/drivers/mmc/host/mmci.h b/drivers/mmc/host/mmci.h index 4b4cd1d..227927e 100644 --- a/drivers/mmc/host/mmci.h +++ b/drivers/mmc/host/mmci.h @@ -252,6 +252,7 @@ struct mmci_host; * @data_cmd_enable: enable value for data commands. * @st_sdio: enable ST specific SDIO logic * @st_clkdiv: true if using a ST-specific clock divider algorithm + * @stm32_clkdiv: true if using a STM32-specific clock divider algorithm * @datactrl_mask_ddrmode: ddr mode mask in datactrl register. * @blksz_datactrl16: true if Block size is at b16..b30 position in datactrl * register @@ -312,6 +313,7 @@ struct variant_data { bool datacnt_remain; bool st_sdio; bool st_clkdiv; + bool stm32_clkdiv; bool blksz_datactrl16; bool blksz_datactrl4; u32 pwrreg_powerup; -- 2.7.4