Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp5329299imm; Tue, 12 Jun 2018 06:20:00 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJ/YCpO0BXCF7bLV4RaNktZj6V7LHI7/DeRHNVwXQ65EzGeTaXePcVXvAWss9CeS4DgLrr+ X-Received: by 2002:a17:902:6a89:: with SMTP id n9-v6mr406099plk.302.1528809600493; Tue, 12 Jun 2018 06:20:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528809600; cv=none; d=google.com; s=arc-20160816; b=BYZyD75CWXnWNd3rs1WH6SSh6MDWuE6HdsDtor3axjYgQ0ZwDWPTqY75Gll5cjKsbr f7d9Yjj/HKYv9f7JrDsPHzdDrYK99pdTv4QQLK5RPvTiea5v0dPMVBnDri4lpKP23G5n W3yGhsZ9L4jznthG5LZwKW6FDyomvXglc9iiNuOiXwzw7NBTACYNQqQvvKVZ3wzyA3Ih vJXgl32x/ldIP8Yi2kv3BrMIDXaG5hzfUCAgVlAZujiqwP30fOV6WI+IhQA4CwGlw2ri LZVmaMucceFQ3l2/3ycnhVnZC15qEtBn6VSOJDX8QpDHGRXIp0X1MpwF9HoarnPSRlZR qohw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=NAJmoT5prb3SegwXAoqtEN86EhJBI53J77Y7ES2dSFM=; b=BCi2z/jhNfIfmg6cuJnyUaw/Wb9eZL124w7yMmXh0ULqNf72VUomozt24H/RqfmKIb JtKI9RVbXN6MQwMUCi7aVqiIS7FBOcxoPxfBbxdIdidtLCMEFUDjpmPRQOxtrFnYpJKk cjayfdpl2d2awAHpp1Nk/QzNpCVCOAxRHgD9fEU1l9BfBbmmRbKspJ7eyi0oppa1mz1i WbINjl6JS0/PaFd1EU3526omZ1HgPWmKEwruV9WGuxgk3fawk6Gjstf/Jqto6BYyKjp2 iH5Y6MRRRXQ4IF/y4XEpnmypp1eJqvgHIdvmB7+7vgN4AMsmilGfOFfl8j7CIkeJEgMu LOxQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j12-v6si78981pgv.574.2018.06.12.06.19.46; Tue, 12 Jun 2018 06:20:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934021AbeFLNQu (ORCPT + 99 others); Tue, 12 Jun 2018 09:16:50 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:59941 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S933864AbeFLNQo (ORCPT ); Tue, 12 Jun 2018 09:16:44 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w5CDE3wd017831; Tue, 12 Jun 2018 15:16:08 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2jjegrr43s-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Tue, 12 Jun 2018 15:16:07 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 1657543; Tue, 12 Jun 2018 13:16:03 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id C2EC8A54A; Tue, 12 Jun 2018 13:16:02 +0000 (GMT) Received: from SAFEX1HUBCAS21.st.com (10.75.90.44) by SAFEX1HUBCAS23.st.com (10.75.90.46) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 12 Jun 2018 15:16:02 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by Webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Tue, 12 Jun 2018 15:16:02 +0200 From: Ludovic Barre To: Ulf Hansson , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , Gerald Baeza , , , , , Ludovic Barre Subject: [PATCH 12/19] mmc: mmci: add variant property to request a reset Date: Tue, 12 Jun 2018 15:14:33 +0200 Message-ID: <1528809280-31116-13-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1528809280-31116-1-git-send-email-ludovic.Barre@st.com> References: <1528809280-31116-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-06-12_01:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre Some variants could require a reset. STM32 sdmmc variant needs to reset hardware block during the power cycle procedure (for re-initialization) Signed-off-by: Ludovic Barre --- Documentation/devicetree/bindings/mmc/mmci.txt | 2 ++ drivers/mmc/host/mmci.c | 9 +++++++++ drivers/mmc/host/mmci.h | 4 ++++ 3 files changed, 15 insertions(+) diff --git a/Documentation/devicetree/bindings/mmc/mmci.txt b/Documentation/devicetree/bindings/mmc/mmci.txt index 03796cf..e952707 100644 --- a/Documentation/devicetree/bindings/mmc/mmci.txt +++ b/Documentation/devicetree/bindings/mmc/mmci.txt @@ -11,6 +11,8 @@ Required properties: - compatible : contains "arm,pl18x", "arm,primecell". - vmmc-supply : phandle to the regulator device tree node, mentioned as the VCC/VDD supply in the eMMC/SD specs. +depend of variant: +- resets : phandle to internal reset line. Optional properties: - arm,primecell-periphid : contains the PrimeCell Peripheral ID, it overrides diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c index 9c00804..87724e1 100644 --- a/drivers/mmc/host/mmci.c +++ b/drivers/mmc/host/mmci.c @@ -37,6 +37,7 @@ #include #include #include +#include #include #include @@ -1445,6 +1446,14 @@ static int mmci_probe(struct amba_device *dev, dev_dbg(mmc_dev(mmc), "clocking block at %u Hz\n", mmc->f_max); + if (variant->reset) { + host->rst = devm_reset_control_get_exclusive(&dev->dev, NULL); + if (IS_ERR(host->rst)) { + ret = PTR_ERR(host->rst); + goto clk_disable; + } + } + /* Get regulators and the supported OCR mask */ ret = mmc_regulator_get_supply(mmc); if (ret) diff --git a/drivers/mmc/host/mmci.h b/drivers/mmc/host/mmci.h index 30d3f53..2d7e901 100644 --- a/drivers/mmc/host/mmci.h +++ b/drivers/mmc/host/mmci.h @@ -284,6 +284,7 @@ struct mmci_host; * register. * @opendrain: bitmask identifying the OPENDRAIN bit inside MMCIPOWER register * @mmci_dma: Pointer to platform-specific DMA callbacks. + * @reset: true if variant has need reset signal. * @validate_data: if hardware block has specific constraint on validate data * @set_clk_ios: if clock procedure of variant is specific * @set_pwr_ios: if power procedure of variant is specific @@ -329,6 +330,7 @@ struct variant_data { u32 start_err; u32 opendrain; struct mmci_dma_ops *mmci_dma; + bool reset; int (*validate_data)(struct mmci_host *host, struct mmc_data *data); void (*set_clkreg)(struct mmci_host *host, unsigned int desired); void (*set_pwrreg)(struct mmci_host *host, unsigned char power_mode, @@ -345,6 +347,8 @@ struct mmci_host { struct clk *clk; bool singleirq; + struct reset_control *rst; + spinlock_t lock; unsigned int mclk; -- 2.7.4