Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp223383imm; Tue, 12 Jun 2018 22:28:32 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJO/sp0w0pZClkGyA3BeUfpfzWrWHhww2ebTaHxE1aheDLTSEdE62mZgt9LtYdEnKxVE6pd X-Received: by 2002:a17:902:8685:: with SMTP id g5-v6mr3589536plo.180.1528867712516; Tue, 12 Jun 2018 22:28:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528867712; cv=none; d=google.com; s=arc-20160816; b=qGOOpqjfX8KrfCYpT8bbqGV6eGsAhL5xaE3baTnVllsOVN9eo6LHPtYzFMWlMNYuAp 8OS2bwABL/ZNxBk9agIgmXu8Ez490zWsX3IaNkGMV2KFEfe7wFj4ex0ArfEbAgrO277s gqdSQgipjMTAeZIfOwFYyl3Vt5xvXw9E4DWPfvlVQJsjHSzTjd3ddccdC7P7yllxSmtC tZkjd49lUiNpcvURT3/LmgfXx2dtUCgb4qFeQWOlPcAmWJiVQ2CCcogBZ4sBONDuunzV E4HheiCMRuXJ73ZlyBZUczEHPwVykaaULcfWvDG51DQYJkhROKUnfRrwZoHeJdMvfxcI vAIg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=axHK1UP9lkv9VQJbOm/c5Fov/FEtpoVuKBpd8PLRn4E=; b=CKs+cIpcXAo6EdJ6lBYig8EJ0gp3iDxDlsjnIubAwLlu+a6AfMDBjv5mf1NY2buULH aXuy+4YkeMFh9+k/RztYBMr6KxBp0BFMnbXqxTxrng7dAGySeTBQ9BfD6RcEUNtoUM5o UG7OWrSsTP4kDQcQLJDyF4HPUMe6WTLkjdWYBzIPHFKMpANT4sZfd0reVPSv3ImPTf5n rzFjggzO7TxVKiV9n3e0uTZ/sBZrqEmc/11JzzlZ0cq9cUO2XvwzCEAopfM2P78jF67K toeZD8SWeV7JZH/Y0siCvv5PwoN+8Pm0Yo24Rjf+k8wHPmok7YknSmiiKyORWPZ5Lhjc AieQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o89-v6si1947720pfi.165.2018.06.12.22.28.18; Tue, 12 Jun 2018 22:28:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934213AbeFMF1w (ORCPT + 99 others); Wed, 13 Jun 2018 01:27:52 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:13969 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S934063AbeFMF1u (ORCPT ); Wed, 13 Jun 2018 01:27:50 -0400 X-UUID: 7a57f3288dfc46a9b43d182e2f0c381c-20180613 Received: from mtkexhb01.mediatek.inc [(172.21.101.102)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 513780025; Wed, 13 Jun 2018 13:27:45 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n2.mediatek.inc (172.21.101.182) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Wed, 13 Jun 2018 13:27:43 +0800 Received: from [172.21.77.4] (172.21.77.4) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Wed, 13 Jun 2018 13:27:43 +0800 Message-ID: <1528867663.15127.1.camel@mtksdaap41> Subject: Re: [PATCH 04/28] drm/mediatek: add ddp component OD1 From: CK Hu To: Stu Hsieh CC: Philipp Zabel , David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , Date: Wed, 13 Jun 2018 13:27:43 +0800 In-Reply-To: <1528687580-549-5-git-send-email-stu.hsieh@mediatek.com> References: <1528687580-549-1-git-send-email-stu.hsieh@mediatek.com> <1528687580-549-5-git-send-email-stu.hsieh@mediatek.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.10.4-0ubuntu2 MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2018-06-11 at 11:25 +0800, Stu Hsieh wrote: > This patch add the component OD1 and > rename the OD to OD0 > > Signed-off-by: Stu Hsieh Reviewed-by: CK Hu > --- > drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 4 ++-- > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 3 ++- > drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 3 ++- > drivers/gpu/drm/mediatek/mtk_drm_drv.c | 2 +- > 4 files changed, 7 insertions(+), 5 deletions(-) > > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c > index 7217665f4b5d..58e44349e315 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c > +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c > @@ -114,7 +114,7 @@ static const unsigned int mt8173_mutex_mod[DDP_COMPONENT_ID_MAX] = { > [DDP_COMPONENT_COLOR0] = MT8173_MUTEX_MOD_DISP_COLOR0, > [DDP_COMPONENT_COLOR1] = MT8173_MUTEX_MOD_DISP_COLOR1, > [DDP_COMPONENT_GAMMA] = MT8173_MUTEX_MOD_DISP_GAMMA, > - [DDP_COMPONENT_OD] = MT8173_MUTEX_MOD_DISP_OD, > + [DDP_COMPONENT_OD0] = MT8173_MUTEX_MOD_DISP_OD, > [DDP_COMPONENT_OVL0] = MT8173_MUTEX_MOD_DISP_OVL0, > [DDP_COMPONENT_OVL1] = MT8173_MUTEX_MOD_DISP_OVL1, > [DDP_COMPONENT_PWM0] = MT8173_MUTEX_MOD_DISP_PWM0, > @@ -139,7 +139,7 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, > } else if (cur == DDP_COMPONENT_OVL0 && next == DDP_COMPONENT_RDMA0) { > *addr = DISP_REG_CONFIG_DISP_OVL_MOUT_EN; > value = OVL_MOUT_EN_RDMA; > - } else if (cur == DDP_COMPONENT_OD && next == DDP_COMPONENT_RDMA0) { > + } else if (cur == DDP_COMPONENT_OD0 && next == DDP_COMPONENT_RDMA0) { > *addr = DISP_REG_CONFIG_DISP_OD_MOUT_EN; > value = OD_MOUT_EN_RDMA0; > } else if (cur == DDP_COMPONENT_UFOE && next == DDP_COMPONENT_DSI0) { > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > index 0919039805aa..87acf6be87f6 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c > @@ -227,7 +227,8 @@ static const struct mtk_ddp_comp_match mtk_ddp_matches[DDP_COMPONENT_ID_MAX] = { > [DDP_COMPONENT_DSI0] = { MTK_DSI, 0, NULL }, > [DDP_COMPONENT_DSI1] = { MTK_DSI, 1, NULL }, > [DDP_COMPONENT_GAMMA] = { MTK_DISP_GAMMA, 0, &ddp_gamma }, > - [DDP_COMPONENT_OD] = { MTK_DISP_OD, 0, &ddp_od }, > + [DDP_COMPONENT_OD0] = { MTK_DISP_OD, 0, &ddp_od }, > + [DDP_COMPONENT_OD1] = { MTK_DISP_OD, 1, &ddp_od }, > [DDP_COMPONENT_OVL0] = { MTK_DISP_OVL, 0, NULL }, > [DDP_COMPONENT_OVL1] = { MTK_DISP_OVL, 1, NULL }, > [DDP_COMPONENT_PWM0] = { MTK_DISP_PWM, 0, NULL }, > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h > index eee3c0cc2632..9b19fc4423f1 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h > +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h > @@ -50,7 +50,8 @@ enum mtk_ddp_comp_id { > DDP_COMPONENT_DSI0, > DDP_COMPONENT_DSI1, > DDP_COMPONENT_GAMMA, > - DDP_COMPONENT_OD, > + DDP_COMPONENT_OD0, > + DDP_COMPONENT_OD1, > DDP_COMPONENT_OVL0, > DDP_COMPONENT_OVL1, > DDP_COMPONENT_PWM0, > diff --git a/drivers/gpu/drm/mediatek/mtk_drm_drv.c b/drivers/gpu/drm/mediatek/mtk_drm_drv.c > index a415260f3d5f..08d5d0b47bfe 100644 > --- a/drivers/gpu/drm/mediatek/mtk_drm_drv.c > +++ b/drivers/gpu/drm/mediatek/mtk_drm_drv.c > @@ -150,7 +150,7 @@ static const enum mtk_ddp_comp_id mt8173_mtk_ddp_main[] = { > DDP_COMPONENT_OVL0, > DDP_COMPONENT_COLOR0, > DDP_COMPONENT_AAL0, > - DDP_COMPONENT_OD, > + DDP_COMPONENT_OD0, > DDP_COMPONENT_RDMA0, > DDP_COMPONENT_UFOE, > DDP_COMPONENT_DSI0,