Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp1596671imm; Thu, 14 Jun 2018 00:14:24 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKCUp5IEhEIK62W21XxhP1lj2hUFQl6tEN0TRa81C2MobOH/42JB378R1vISJZIOpBAfCoZ X-Received: by 2002:a17:902:3a5:: with SMTP id d34-v6mr1683294pld.103.1528960464355; Thu, 14 Jun 2018 00:14:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528960464; cv=none; d=google.com; s=arc-20160816; b=G7qLdfONu/M4wlOjdjEn1t7MC4gDlH7LPri2tit1O0/Q3SI3+N5AcAxLoRy4RUmjyJ /tZXZUqSt+9I74yY9IIAs5MCz6o+htmJSts9qGywtx5XgmcHQav5Wt1UoLF8PX9AFuiZ 52XW5DtWnBH3m0rnIy8T5BnqnhrzOKRsTkrNVBLTvv0VXcoh5390/E8cqmv2pDQLIp9q Ht8ji6cr89B/X7S149pzipDopI/0C8u4q8ClDnXesmpFXfn5oWGGlQbRCE73j2BrY160 YjPUEClGi7A+FSsQcBM/PuyU1CoaVWDuBnIhXmIN5641cCtXMbsrt/YOnlHt+cdUCkOb dCAQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=GpF4fYi88ZP3aXRc6rjr85Ee9bH67mLxvIRPPlX3D98=; b=ulySawLKbisxm1p1sIOWSsK1o1+Ec73aPlj/wAavKD5TxgFjrATeAzCsURbdQ4Q1St +ritLfS//AggKEdpHxnBrIVK98Lge7H6bnGcs5IFIrrLV/FobXYsg1yala7I00++IcuG Lc76v5r1HdOqaQfeJxjCNNZp1uRkfRopt3LofPJmgD3VPyIYf+vzfdSpj/cTjnjsS7Wx rU4sigrQDsliyt4AnKQY5MpPH9VO7ot788OUNe2CmDG/fO+VsVGOW126HgC8tOTLKLnG 2MXgwgN71hS9Gs0esvjvH+txt0isXcsU+YtiC4ZCcLVnLuBEGREshh/sLxTreoy5WxBZ MDoA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pR4lKoIU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b18-v6si4451189pfi.254.2018.06.14.00.14.10; Thu, 14 Jun 2018 00:14:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=pR4lKoIU; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754701AbeFNHMo (ORCPT + 99 others); Thu, 14 Jun 2018 03:12:44 -0400 Received: from mail-io0-f195.google.com ([209.85.223.195]:40243 "EHLO mail-io0-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754674AbeFNHMm (ORCPT ); Thu, 14 Jun 2018 03:12:42 -0400 Received: by mail-io0-f195.google.com with SMTP id g22-v6so6132489iob.7 for ; Thu, 14 Jun 2018 00:12:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=GpF4fYi88ZP3aXRc6rjr85Ee9bH67mLxvIRPPlX3D98=; b=pR4lKoIUMKqAEYHkqTmY9hMis1jHNtxbQ79tGD0tZo3n+WrvEZd319JmOngwwHTgKG HRLLT3xUejZ1FplVFLxyP207sE2tI+dOft7MZpe57yrsVRF/Lm/PbwU8FAMoEOfUIT/w 5Fa/k7vMRGDkTWCr8Lurz/Id9lpzKAOvFMLSk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=GpF4fYi88ZP3aXRc6rjr85Ee9bH67mLxvIRPPlX3D98=; b=MIkS06XydhQ7TLpI+jcAsrWKoev4n+CVd/z50vstbxZONft9alOd/HCJ4FuLWfunRw exGnODH/yk0MujtrGuQjJx/EaM1rjpI+IazVpKmrgtJ79usyhMVeBz4TS0iDCZkNRFhu kOvDDMJdh1Q/LJ27b+jnfA5P8PT14OrNnzovjgjn7fh73Nfyt/5IWUUoirW+5Y4/G9mD juL1IssPzSeNXmpbsriIIMzC+zU1DOuyuHzWl8WnUM+HKsxbw5L3dA47TWVxHJBukvc4 XpCTW0zSMuoFhd0JGvNzjx/iapjoZpzthbmme9iwoa8fQVicSopSo1FxaGXYzUc7AIp4 ZfOg== X-Gm-Message-State: APt69E24ssPNezBGSUP7/RSMIns9I87sRF2JxNWbOA9/P9oldhPcGQTQ IDQF4cvwdmZqIOxygcDKmGactcUzuFA+dc6LKAydVA== X-Received: by 2002:a6b:91c5:: with SMTP id t188-v6mr1246201iod.114.1528960361643; Thu, 14 Jun 2018 00:12:41 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a02:89ca:0:0:0:0:0 with HTTP; Thu, 14 Jun 2018 00:12:41 -0700 (PDT) In-Reply-To: <20180612200036.21483-1-jernej.skrabec@siol.net> References: <20180612200036.21483-1-jernej.skrabec@siol.net> From: Jagan Teki Date: Thu, 14 Jun 2018 12:42:41 +0530 Message-ID: Subject: Re: [linux-sunxi] [PATCH v2 00/27] Add support for R40 HDMI pipeline To: Jernej Skrabec Cc: Maxime Ripard , Chen-Yu Tsai , Rob Herring , David Airlie , gustavo@padovan.org, maarten.lankhorst@linux.intel.com, seanpaul@chromium.org, Mark Rutland , dri-devel , devicetree , linux-arm-kernel , linux-kernel , linux-clk , linux-sunxi Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jun 13, 2018 at 1:30 AM, Jernej Skrabec wrote: > This series adds support for R40 HDMI pipeline. It is a bit special > than other already supported pipelines because it has additional unit > called TCON TOP responsible for relationship configuration between > mixers, TCONs and HDMI. Additionally, it has additional gates for DSI > and TV TCONs, TV encoder clock settings and pin muxing between LCD > and TV encoders. > > However, it seems that TCON TOP will become a norm, since newer > Allwinner SoCs like H6 also have this unit. > > I tested different possible configurations: > - mixer0 <> TCON-TV0 <> HDMI > - mixer0 <> TCON-TV1 <> HDMI > - mixer1 <> TCON-TV0 <> HDMI > - mixer1 <> TCON-TV1 <> HDMI > > Please review. > > Best regards, > Jernej > > Changes from v1: > - Split DT bindings patch and updated description > - Split HDMI PHY patch > - Move header file from TCON TOP patch to dt bindings patch > - Added Rob reviewed-by tag > - Used clk_hw_register_gate() instead of custom gate registration code > - Reworked TCON TOP to be part of of-graph. Because of that, a lot of > new patches were added. > - Droped mixer index quirk patch > - Reworked TCON support for TCON TOP > - Updated commit messages > > Jernej Skrabec (27): > clk: sunxi-ng: r40: Add minimal rate for video PLLs > clk: sunxi-ng: r40: Allow setting parent rate to display related > clocks > clk: sunxi-ng: r40: Export video PLLs > dt-bindings: display: sunxi-drm: Add TCON TOP description > drm/sun4i: Add TCON TOP driver > drm/sun4i: Fix releasing node when enumerating enpoints > drm/sun4i: Split out code for enumerating endpoints in output port > drm/sun4i: Add support for traversing graph with TCON TOP > drm/sun4i: Don't skip TCONs if they don't have channel 0 > dt-bindings: display: sun4i-drm: Add R40 TV TCON description > drm/sun4i: tcon: Add support for tcon-top gate > drm/sun4i: tcon: Generalize engine search algorithm > drm/sun4i: Don't check for LVDS and RGB when TCON has only ch1 > drm/sun4i: Don't check for panel or bridge on TV TCONs > drm/sun4i: Add support for R40 TV TCON > dt-bindings: display: sun4i-drm: Add R40 mixer compatibles > drm/sun4i: Add support for R40 mixers > dt-bindings: display: sun4i-drm: Add description of A64 HDMI PHY > drm/sun4i: Enable DW HDMI PHY clock > drm/sun4i: Don't change clock bits in DW HDMI PHY driver > drm/sun4i: DW HDMI PHY: Add support for second PLL > drm/sun4i: Add support for second clock parent to DW HDMI PHY clk > driver > drm/sun4i: Add support for A64 HDMI PHY > drm: of: Export drm_crtc_port_mask() > drm/sun4i: DW HDMI: Expand algorithm for possible crtcs > ARM: dts: sun8i: r40: Add HDMI pipeline > ARM: dts: sun8i: r40: Enable HDMI output on BananaPi M2 Ultra Tested whole series on top of linux-next. Tested-by: Jagan Teki