Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp1617263imm; Thu, 14 Jun 2018 00:40:46 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIVFha7Cx27hNIXUk23rESyPH5CYnVkavL1Jpkj6l9FVVBfeFSqgzrdoYwRf67D7MC66coF X-Received: by 2002:a17:902:bd93:: with SMTP id q19-v6mr1736099pls.342.1528962046032; Thu, 14 Jun 2018 00:40:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528962046; cv=none; d=google.com; s=arc-20160816; b=FkyeNoQa53pzZ+GR5gmvVzywIGcEiIDB054GK8xdfKVzRPtb3zFElgNzvhibOB3cC/ fCfylOY6AMT3GVpScvhsPuvjiZCvpkfm6rFvMN0PmzGSDaMhWVo7GwFtY5wol+rJKTW6 9+vK5vxVDJQWmCKWIqlWnFZhICU6hozEWUWEVj4dFn8Dei8lByFDAq/fBuquv12PZ1PX mXm8QIF3DzWlOdZ/MAKmhJpXzZbGVgHD5AbifgQuhdCpji7TbkstuCxM54CPT2SDxpcW pjU5o1+YWUcsOWfJHY13sLrZSCv49bsN8EfixFl5wOu2kixnrOJLDgYgYjGN7HjYtP3b tUIw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=XRNtQYW84UcUSW3UKOo1cFPfvDHBxfc1rtS4hGYcFbM=; b=gG08xg5eL/1tRBm8DRzq5gB47L2pT1nlyDAs6prPkS0jhfEHWdACuhoUlo8Tz9Cu91 tie16tuFCzhLCMI03V8cknXKV0V2KpJhRspO+Xa0CMLOdUUkjqz2a5WAzOhxE6ZOPCrd fTjA51dujtHTCElCIU2Z0Wy8aFdlVkxsJt3tIdSMGw5LLUZIfM7xwM1W/8s1dFPikyEU xCoalSr04q9+87tHNUcw+9a+OSWWiQlp4G0G0UER02jIaJpiuFvWOmBqgwe+dW/RYB5n OBhL4CwUUV7d0SAv8s8aI5MejxKrrMs3D89jmehmPADpJJWzjHg+30bJi1McxvAMdfGK mZHw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=bTcANZU1; dkim=pass header.i=@codeaurora.org header.s=default header.b=kGyb34SI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w17-v6si4680692plq.221.2018.06.14.00.40.32; Thu, 14 Jun 2018 00:40:46 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=bTcANZU1; dkim=pass header.i=@codeaurora.org header.s=default header.b=kGyb34SI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754912AbeFNHje (ORCPT + 99 others); Thu, 14 Jun 2018 03:39:34 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:44218 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752759AbeFNHj3 (ORCPT ); Thu, 14 Jun 2018 03:39:29 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id AC3CA607BB; Thu, 14 Jun 2018 07:39:28 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1528961968; bh=VxJzi5PVrCuNSU5GFC7kBuSoKOxaIwkp4Jm5T/hS2WQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=bTcANZU1twAwkNbbIZrzPMCG7xny2DsDgIhyMKyY4e1r+VDTaMVqme4CW7iqGluF9 9IfnqDYHgBNoskwh9+GzQWf3asehU0KlkWnWaCt88PLj/nlsBpG2lKjExcBISJAF/C ppuX2Yo8JxS05KegFX8hNx+duBXTm1iQhwRbEfLg= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from tdas-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: tdas@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 81822602B8; Thu, 14 Jun 2018 07:39:23 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1528961967; bh=VxJzi5PVrCuNSU5GFC7kBuSoKOxaIwkp4Jm5T/hS2WQ=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=kGyb34SIhHAN2HSQ5pKfNMMuEIZ0+9hOb3MfEB305uWcPUUQDdBqZFy2iAMWwLHoh dK04STPbqHlm2Jdxpza5SOimxFGmuHkVzwWhZMOziyFoKaIKeMBHg/KIZvjy6ss2mc Ti6rsluHF9x3lobnk5r7LoY6sY2tVRP03s9gV5nI= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 81822602B8 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=tdas@codeaurora.org From: Taniya Das To: Stephen Boyd , Michael Turquette , robh@kernel.org Cc: Andy Gross , David Brown , Rajendra Nayak , Amit Nischal , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Rohit Kumar , Taniya Das Subject: [PATCH 2/2] clk: qcom: Add lpass clock controller driver for SDM845 Date: Thu, 14 Jun 2018 13:09:03 +0530 Message-Id: <1528961943-12506-3-git-send-email-tdas@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1528961943-12506-1-git-send-email-tdas@codeaurora.org> References: <1528961943-12506-1-git-send-email-tdas@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add support for the lpass clock controller found on SDM845 based devices. This would allow lpass peripheral loader drivers to control the clocks to bring the subsystem out of reset. Signed-off-by: Taniya Das --- drivers/clk/qcom/Kconfig | 9 ++ drivers/clk/qcom/Makefile | 1 + drivers/clk/qcom/lpasscc-sdm845.c | 252 ++++++++++++++++++++++++++++++++++++++ 3 files changed, 262 insertions(+) create mode 100644 drivers/clk/qcom/lpasscc-sdm845.c diff --git a/drivers/clk/qcom/Kconfig b/drivers/clk/qcom/Kconfig index 9c3480d..06b3f2e 100644 --- a/drivers/clk/qcom/Kconfig +++ b/drivers/clk/qcom/Kconfig @@ -245,6 +245,15 @@ config SDM_VIDEOCC_845 Say Y if you want to support video devices and functionality such as video encode and decode. +config SDM_LPASSCC_845 + tristate "SDM845 LPASS Clock Controller" + depends on COMMON_CLK_QCOM + select SDM_GCC_845 + help + Support for the LPASS clock controller on SDM845 devices. + Say Y if you want to use the LPASS branch clocks of the LPASS clock + controller to reset the LPASS subsystem. + config SPMI_PMIC_CLKDIV tristate "SPMI PMIC clkdiv Support" depends on (COMMON_CLK_QCOM && SPMI) || COMPILE_TEST diff --git a/drivers/clk/qcom/Makefile b/drivers/clk/qcom/Makefile index 762c011..799b9d7 100644 --- a/drivers/clk/qcom/Makefile +++ b/drivers/clk/qcom/Makefile @@ -39,5 +39,6 @@ obj-$(CONFIG_QCOM_CLK_APCS_MSM8916) += apcs-msm8916.o obj-$(CONFIG_QCOM_CLK_RPM) += clk-rpm.o obj-$(CONFIG_QCOM_CLK_SMD_RPM) += clk-smd-rpm.o obj-$(CONFIG_SDM_GCC_845) += gcc-sdm845.o +obj-$(CONFIG_SDM_LPASSCC_845) += lpasscc-sdm845.o obj-$(CONFIG_SDM_VIDEOCC_845) += videocc-sdm845.o obj-$(CONFIG_SPMI_PMIC_CLKDIV) += clk-spmi-pmic-div.o diff --git a/drivers/clk/qcom/lpasscc-sdm845.c b/drivers/clk/qcom/lpasscc-sdm845.c new file mode 100644 index 0000000..d04a4c8 --- /dev/null +++ b/drivers/clk/qcom/lpasscc-sdm845.c @@ -0,0 +1,252 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Copyright (c) 2018, The Linux Foundation. All rights reserved. + */ + +#include +#include +#include +#include +#include +#include + +#include + +#include "clk-regmap.h" +#include "clk-branch.h" +#include "common.h" + +static struct clk_branch gcc_lpass_q6_axi_clk = { + .halt_reg = 0x0, + .halt_check = BRANCH_HALT, + .clkr = { + .enable_reg = 0x0, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "gcc_lpass_q6_axi_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +struct clk_branch gcc_lpass_sway_clk = { + .halt_reg = 0x8, + .halt_check = BRANCH_HALT, + .clkr = { + .enable_reg = 0x8, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "gcc_lpass_sway_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch lpass_audio_wrapper_aon_clk = { + .halt_reg = 0x098, + .halt_check = BRANCH_VOTED, + .clkr = { + .enable_reg = 0x098, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "lpass_audio_wrapper_aon_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch lpass_q6ss_ahbm_aon_clk = { + .halt_reg = 0x12000, + .halt_check = BRANCH_VOTED, + .clkr = { + .enable_reg = 0x12000, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "lpass_q6ss_ahbm_aon_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch lpass_q6ss_ahbs_aon_clk = { + .halt_reg = 0x1f000, + .halt_check = BRANCH_VOTED, + .clkr = { + .enable_reg = 0x1f000, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "lpass_q6ss_ahbs_aon_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch lpass_qdsp6ss_xo_clk = { + .halt_reg = 0x18, + .halt_check = BRANCH_HALT_SKIP, + .clkr = { + .enable_reg = 0x18, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "lpass_qdsp6ss_xo_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch lpass_qdsp6ss_sleep_clk = { + .halt_reg = 0x1c, + .halt_check = BRANCH_HALT_SKIP, + .clkr = { + .enable_reg = 0x1c, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "lpass_qdsp6ss_sleep_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct clk_branch lpass_qdsp6ss_core_clk = { + .halt_reg = 0x0, + .halt_check = BRANCH_HALT_SKIP, + .clkr = { + .enable_reg = 0x0, + .enable_mask = BIT(0), + .hw.init = &(struct clk_init_data){ + .name = "lpass_qdsp6ss_core_clk", + .ops = &clk_branch2_ops, + }, + }, +}; + +static struct regmap_config lpass_regmap_config = { + .reg_bits = 32, + .reg_stride = 4, + .val_bits = 32, + .fast_io = true, +}; + +static struct clk_regmap *lpass_gcc_sdm845_clocks[] = { + [GCC_LPASS_Q6_AXI_CLK] = &gcc_lpass_q6_axi_clk.clkr, + [GCC_LPASS_SWAY_CLK] = &gcc_lpass_sway_clk.clkr, +}; + +static const struct qcom_cc_desc lpass_gcc_sdm845_desc = { + .config = &lpass_regmap_config, + .clks = lpass_gcc_sdm845_clocks, + .num_clks = ARRAY_SIZE(lpass_gcc_sdm845_clocks), +}; + +static const struct of_device_id lpass_gcc_sdm845_match_table[] = { + { .compatible = "qcom,sdm845-lpass-gcc" }, + { } +}; + +static struct clk_regmap *lpass_cc_sdm845_clocks[] = { + [LPASS_AUDIO_WRAPPER_AON_CLK] = &lpass_audio_wrapper_aon_clk.clkr, + [LPASS_Q6SS_AHBM_AON_CLK] = &lpass_q6ss_ahbm_aon_clk.clkr, + [LPASS_Q6SS_AHBS_AON_CLK] = &lpass_q6ss_ahbs_aon_clk.clkr, +}; + +static const struct qcom_cc_desc lpass_cc_sdm845_desc = { + .config = &lpass_regmap_config, + .clks = lpass_cc_sdm845_clocks, + .num_clks = ARRAY_SIZE(lpass_cc_sdm845_clocks), +}; + +static const struct of_device_id lpasscc_sdm845_match_table[] = { + { .compatible = "qcom,sdm845-lpass-cc" }, + { } +}; + +static struct clk_regmap *lpass_qdsp6ss_sdm845_clocks[] = { + [LPASS_QDSP6SS_XO_CLK] = &lpass_qdsp6ss_xo_clk.clkr, + [LPASS_QDSP6SS_SLEEP_CLK] = &lpass_qdsp6ss_sleep_clk.clkr, + [LPASS_QDSP6SS_CORE_CLK] = &lpass_qdsp6ss_core_clk.clkr, +}; + +static const struct qcom_cc_desc lpass_qdsp6ss_sdm845_desc = { + .config = &lpass_regmap_config, + .clks = lpass_qdsp6ss_sdm845_clocks, + .num_clks = ARRAY_SIZE(lpass_qdsp6ss_sdm845_clocks), +}; + +static const struct of_device_id lpass_qdsp6_sdm845_match_table[] = { + { .compatible = "qcom,sdm845-lpass-qdsp6ss" }, + { } +}; + +static int lpass_clocks_sdm845_probe(struct platform_device *pdev, + struct device_node *np, + const struct qcom_cc_desc *desc) +{ + struct regmap *regmap; + struct resource res; + void __iomem *base; + + if (of_address_to_resource(np, 0, &res)) + return -ENOMEM; + + base = devm_ioremap(&pdev->dev, res.start, resource_size(&res)); + if (IS_ERR(base)) + return -ENOMEM; + + regmap = devm_regmap_init_mmio(&pdev->dev, base, desc->config); + if (!regmap) + return PTR_ERR(regmap); + + return qcom_cc_really_probe(pdev, desc, regmap); +} + +/* LPASS CC clock controller */ +static const struct of_device_id lpass_cc_sdm845_match_table[] = { + { .compatible = "qcom,sdm845-lpasscc" }, + { } +}; +MODULE_DEVICE_TABLE(of, lpass_cc_sdm845_match_table); + +static int lpass_cc_sdm845_probe(struct platform_device *pdev) +{ + struct device_node *cp; + const struct qcom_cc_desc *desc; + int ret; + + for_each_available_child_of_node(pdev->dev.of_node, cp) { + if (of_match_node(lpass_gcc_sdm845_match_table, cp)) { + lpass_regmap_config.name = "lpass_gcc"; + desc = &lpass_gcc_sdm845_desc; + } else if (of_match_node(lpasscc_sdm845_match_table, cp)) { + lpass_regmap_config.name = "lpass_cc"; + desc = &lpass_cc_sdm845_desc; + } else if (of_match_node(lpass_qdsp6_sdm845_match_table, cp)) { + lpass_regmap_config.name = "lpass_qdsp6ss"; + desc = &lpass_qdsp6ss_sdm845_desc; + } else { + dev_err(&pdev->dev, "LPASS child node not defined\n"); + return -EINVAL; + } + + ret = lpass_clocks_sdm845_probe(pdev, cp, desc); + if (ret) + return ret; + } + + return 0; +} + +static struct platform_driver lpass_cc_sdm845_driver = { + .probe = lpass_cc_sdm845_probe, + .driver = { + .name = "sdm845-lpasscc", + .of_match_table = lpass_cc_sdm845_match_table, + }, +}; + +static int __init lpass_cc_sdm845_init(void) +{ + return platform_driver_register(&lpass_cc_sdm845_driver); +} +subsys_initcall(lpass_cc_sdm845_init); + +MODULE_LICENSE("GPL v2"); -- Qualcomm INDIA, on behalf of Qualcomm Innovation Center, Inc.is a member of the Code Aurora Forum, hosted by the Linux Foundation.