Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp2202974imm; Thu, 14 Jun 2018 10:17:56 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIRE+gWNe92C77Iioy7y52nYIk4SOXKqAE2ZIwTfs/oZPaLQXJEDRUsHAFgr4bYr4lH9eRb X-Received: by 2002:a17:902:6b45:: with SMTP id g5-v6mr3967677plt.67.1528996676727; Thu, 14 Jun 2018 10:17:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1528996676; cv=none; d=google.com; s=arc-20160816; b=sDO1yjIXix5maqsh7la9jJrFWyykG4ViNVHyKP/ti60JiYQLHnGncZRrGXPpnZakye NIEspZvwS/w/gIfW2vtjEnXU6HB8CbOPZm+RyenZBQxHhf4J+DSm1tV05SIWAj899Q6A aDtw2iA5j+ahNPK5auVUmqf9XPfXlc+0UQ5wBjCawdqIIyPt8lAyi0jpEDkwF/YOXbMH qdnyrDtvKHuuWgBi+lBV5tLYUtq89Ftyd2QFbsg4aYaOKsu9C4s3mhdWc5foSy2jCs6M DCA8f7AXk8QnCvreRfh31UgD28Wv6mhDvwt+ZyGLsQqQupI3eocAAOsAlJih0qgJ9+zx bSMQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:references:in-reply-to:mime-version :dkim-signature:arc-authentication-results; bh=tHYcn8MLCbOCqTk2bjec8Wc+1dglvW7iSOu7N87yvRY=; b=l0+LCIuVF48d9RK7JEE+s36duZXjheK885BG4aJVdmOlSfH7YBzJn/fYcPqu81+RtT Thkv8DgTK0vbQAWzHqZNLCJIgaQAc4id2ecRYzgJSOz1GxCaW/O4MEHtMTKkLt8MoPvS nV9hlUPx4zmvrlTeVMky9SE8QwxZMXa4GtmIa060q/IE8+tbNoIPV3zI25sDzdSTHzin cs0YMmAGVNXNJxmiANrichwIyMCLw0RQ612jLXT9/wO7JC0tMqLznWZLmuvx3jNxL+el 3V+P9podWdsAb3yQZsAImPfoOQ02jNc6AraQLUg+z5nEr9I5Y44Gg/SVlCZNWkM6sbHD Bn9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=SXX7hLXp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u4-v6si4767416pgc.550.2018.06.14.10.17.28; Thu, 14 Jun 2018 10:17:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=SXX7hLXp; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754849AbeFNRQu (ORCPT + 99 others); Thu, 14 Jun 2018 13:16:50 -0400 Received: from mail-it0-f67.google.com ([209.85.214.67]:54450 "EHLO mail-it0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754723AbeFNRQs (ORCPT ); Thu, 14 Jun 2018 13:16:48 -0400 Received: by mail-it0-f67.google.com with SMTP id 76-v6so9308265itx.4 for ; Thu, 14 Jun 2018 10:16:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc:content-transfer-encoding; bh=tHYcn8MLCbOCqTk2bjec8Wc+1dglvW7iSOu7N87yvRY=; b=SXX7hLXp61C76QnSUVp/FC6xIpanlWi7PZuItL+0sT9HG5RPssaWVT5JJDTgBP8G5w gKByKL+4iemyVJ+IiHHst4gZI3y2GWIqu7SUny2xdn78DivVqupUiN4dAA8s6nEozqeA dDGrj5hI45H0MrSWmc73ZGJo2hZIitNIg5eK0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=tHYcn8MLCbOCqTk2bjec8Wc+1dglvW7iSOu7N87yvRY=; b=juG3zbLTF7gR7rxF/VqOzBGtwVsKWU4KEPKOtYq9+MJBd0Zj8g84NSjdiBMr54bJLo i5Y2R+ZyYvP/LmWYKDyMAwmMzon5dcvOqb47Et236hIH51q5KBo3ugKcFTB6QSSfQ3mz LE8A1abLvLgHsOAo9wOp33cRr/NouN34ud1Qv2k+cTZ0xLyfC0Y2xcwbWLPOgS8nNYKW yHBfsY8rCxR/3lu0ZYSK/Eojox6eCtVP5iP4K3NhDDBQF9FfiCCqnjEHMWejz4N27Won eucS6FknhNUBvBfnA+RBw0QxcTd/Htc0ysCqzmFrX3A2KXkoFT3TQGiIyRiXmBnRcEzM Kylw== X-Gm-Message-State: APt69E1FTRTUvPrQp7Fh0QSwUfFWO47KggBttSfGT0XzbEjY5uUe9Cbk g96aj0Hcw70WbGicctoiDTSHXuVsgPNph1EWGOmA+Q== X-Received: by 2002:a24:d80a:: with SMTP id b10-v6mr2958927itg.141.1528996607435; Thu, 14 Jun 2018 10:16:47 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a02:89ca:0:0:0:0:0 with HTTP; Thu, 14 Jun 2018 10:16:46 -0700 (PDT) In-Reply-To: <2742773.k39D243pH3@jernej-laptop> References: <20180612200036.21483-1-jernej.skrabec@siol.net> <2742773.k39D243pH3@jernej-laptop> From: Jagan Teki Date: Thu, 14 Jun 2018 22:46:46 +0530 Message-ID: Subject: Re: [linux-sunxi] [PATCH v2 00/27] Add support for R40 HDMI pipeline To: =?UTF-8?Q?Jernej_=C5=A0krabec?= Cc: Maxime Ripard , Chen-Yu Tsai , Rob Herring , David Airlie , gustavo@padovan.org, maarten.lankhorst@linux.intel.com, seanpaul@chromium.org, Mark Rutland , dri-devel , devicetree , linux-arm-kernel , linux-kernel , linux-clk , linux-sunxi Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jun 14, 2018 at 8:04 PM, Jernej =C5=A0krabec wrote: > Dne =C4=8Detrtek, 14. junij 2018 ob 09:12:41 CEST je Jagan Teki napisal(a= ): >> On Wed, Jun 13, 2018 at 1:30 AM, Jernej Skrabec > wrote: >> > This series adds support for R40 HDMI pipeline. It is a bit special >> > than other already supported pipelines because it has additional unit >> > called TCON TOP responsible for relationship configuration between >> > mixers, TCONs and HDMI. Additionally, it has additional gates for DSI >> > and TV TCONs, TV encoder clock settings and pin muxing between LCD >> > and TV encoders. >> > >> > However, it seems that TCON TOP will become a norm, since newer >> > Allwinner SoCs like H6 also have this unit. >> > >> > I tested different possible configurations: >> > - mixer0 <> TCON-TV0 <> HDMI >> > - mixer0 <> TCON-TV1 <> HDMI >> > - mixer1 <> TCON-TV0 <> HDMI >> > - mixer1 <> TCON-TV1 <> HDMI >> > >> > Please review. >> > >> > Best regards, >> > Jernej >> > >> > Changes from v1: >> > - Split DT bindings patch and updated description >> > - Split HDMI PHY patch >> > - Move header file from TCON TOP patch to dt bindings patch >> > - Added Rob reviewed-by tag >> > - Used clk_hw_register_gate() instead of custom gate registration code >> > - Reworked TCON TOP to be part of of-graph. Because of that, a lot of >> > >> > new patches were added. >> > >> > - Droped mixer index quirk patch >> > - Reworked TCON support for TCON TOP >> > - Updated commit messages >> > >> > Jernej Skrabec (27): >> > clk: sunxi-ng: r40: Add minimal rate for video PLLs >> > clk: sunxi-ng: r40: Allow setting parent rate to display related >> > >> > clocks >> > >> > clk: sunxi-ng: r40: Export video PLLs >> > dt-bindings: display: sunxi-drm: Add TCON TOP description >> > drm/sun4i: Add TCON TOP driver >> > drm/sun4i: Fix releasing node when enumerating enpoints >> > drm/sun4i: Split out code for enumerating endpoints in output port >> > drm/sun4i: Add support for traversing graph with TCON TOP >> > drm/sun4i: Don't skip TCONs if they don't have channel 0 >> > dt-bindings: display: sun4i-drm: Add R40 TV TCON description >> > drm/sun4i: tcon: Add support for tcon-top gate >> > drm/sun4i: tcon: Generalize engine search algorithm >> > drm/sun4i: Don't check for LVDS and RGB when TCON has only ch1 >> > drm/sun4i: Don't check for panel or bridge on TV TCONs >> > drm/sun4i: Add support for R40 TV TCON >> > dt-bindings: display: sun4i-drm: Add R40 mixer compatibles >> > drm/sun4i: Add support for R40 mixers >> > dt-bindings: display: sun4i-drm: Add description of A64 HDMI PHY >> > drm/sun4i: Enable DW HDMI PHY clock >> > drm/sun4i: Don't change clock bits in DW HDMI PHY driver >> > drm/sun4i: DW HDMI PHY: Add support for second PLL >> > drm/sun4i: Add support for second clock parent to DW HDMI PHY clk >> > >> > driver >> > >> > drm/sun4i: Add support for A64 HDMI PHY >> > drm: of: Export drm_crtc_port_mask() >> > drm/sun4i: DW HDMI: Expand algorithm for possible crtcs >> > ARM: dts: sun8i: r40: Add HDMI pipeline >> > ARM: dts: sun8i: r40: Enable HDMI output on BananaPi M2 Ultra >> >> Tested whole series on top of linux-next. >> >> Tested-by: Jagan Teki > > Thanks! I've V40 board, which is same as R40. I'm able to detect the HDMI but seems edid not detecting properly. [ 0.983007] sun4i-drm display-engine: bound 1100000.mixer (ops 0xc074a80= c) [ 0.999043] sun4i-drm display-engine: bound 1200000.mixer (ops 0xc074a80= c) [ 1.006229] sun4i-drm display-engine: bound 1c70000.tcon-top (ops 0xc074= e2ac) [ 1.013609] sun4i-drm display-engine: bound 1c73000.lcd-controller (ops 0xc0747a28) [ 1.053988] sun8i-dw-hdmi 1ee0000.hdmi: Detected HDMI TX controller v1.32a with HDCP (sun8i_dw_hdmi_phy) [ 1.063913] sun8i-dw-hdmi 1ee0000.hdmi: registered DesignWare HDMI I2C bus driver [ 1.071683] sun4i-drm display-engine: bound 1ee0000.hdmi (ops 0xc074a298= ) [ 1.078484] [drm] Supports vblank timestamp caching Rev 2 (21.10.2013). [ 1.085098] [drm] No driver support for vblank timestamp query. [ 1.091055] [drm] Cannot find any crtc or sizes [ 1.095995] [drm] Initialized sun4i-drm 1.0.0 20150629 for display-engine on minor 0