Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp1613220imm; Fri, 15 Jun 2018 22:49:45 -0700 (PDT) X-Google-Smtp-Source: ADUXVKLNPghm62Lrsf0+5lPqZabCVnPs3RiWG60EWIYa7lJziEcyzz+ShjB3oLFKTAcKrqU90GKz X-Received: by 2002:a62:904c:: with SMTP id a73-v6mr5071916pfe.145.1529128185464; Fri, 15 Jun 2018 22:49:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529128185; cv=none; d=google.com; s=arc-20160816; b=kYouwVrrz/00W9AtRQIQH8NK9nKUaoSzBY/pt3Q9BmBABgMdkoQ347PuasuX70T7t3 b6Pi6u/tiZkoUdzSowTsiJZL5HwiqRNEbEdrgHKRwhbYxp7NL/BPOL3zYuA0d2YNrJT5 FPgWsw5jhZL+LTCqziSx1o79BzoUSe1qg87Pdkod+WC2JvN2YmS2hki7XIJY00wE/QFC OioD18yAafiXxupbG2rjc581KhQmc117BQCkjFkO1q9ydHQHY7p6tIL/jKdNzE0sa8nl TtdlEjPR6idH8vkwHjfvdpln6amw5U/dEuoiAFXnl+1lYhtlkMR1+ZWLXu7TBMj67oVq Cn/w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:references:in-reply-to:mime-version :arc-authentication-results; bh=afMe/qF2iIt16909s5OWMvdrTPiVwwmyuU84fRvf/kI=; b=gV12eikh8/ULCmZYX2QVQ+nkiELXUfzKEtbJO1u+Wpt+ZUoaKX3gUIQmlh3m7915v3 le9+0NePLgpx9KF781+aNy8U1+Tof+0orsfZJGuROWKjdgcqsNHNBFBnPgvH0nny6VDf MYjarJFMGHokzZmcj1OOX8bfrZCzJwOp27n1v2AyfhMQFakuvD7u6lSFbZCqvQ3k20k1 a4gXTM7Zk3Idq75CiHt4t9a5Y8mwMHfJBJ+NFU2coSWCPcdaRnoQSsWpPm3hfnurav4H +WPRNOOqE4NoaT7X3aemKhXirHTByeu1FOLR/W8TTMEVTH8R1OjwDYn/8Zg2JokfLOF6 IuoQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y9-v6si7774288pgo.570.2018.06.15.22.49.29; Fri, 15 Jun 2018 22:49:45 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753989AbeFPFtE convert rfc822-to-8bit (ORCPT + 99 others); Sat, 16 Jun 2018 01:49:04 -0400 Received: from mail-wm0-f66.google.com ([74.125.82.66]:50628 "EHLO mail-wm0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753750AbeFPFtC (ORCPT ); Sat, 16 Jun 2018 01:49:02 -0400 Received: by mail-wm0-f66.google.com with SMTP id e16-v6so6451670wmd.0; Fri, 15 Jun 2018 22:49:01 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc:content-transfer-encoding; bh=c0rn1Nj2Vli0FPQ3jtm+o56Haj/C0tnSCmKNxx9GtVs=; b=EOHlQalXmJM9PmAelUtEee1gCywY3scpAVJvOHM5k6JMCxBEflV54j6/xE8lNM1/j8 2Q2FCMuGo1jjFg64eFg8lMwuZMi7EAhhuiLaAbjQ5UqOglnkhhrMp7Cez9dKkfQc8vrq wYmLNGVjdbGXWNhxtqewDINJ5qFq7kOPFaxinlSwiMXj8ES/opXZXQXgwd5aacW1qi+v eXwxbfYrchkT3wfbWlhwJxM/63cF4AgcihGbrE6JMpMMTAKfZ74XOTtaJEasBXb/bbov N/hgO/+MpVjyzcCoJpe7ftqqc85TwenEBX+U5vlGDpYgWSUGMjmixHqm5qh3C89hbZch ThBQ== X-Gm-Message-State: APt69E2YcaK3B0V53KjjEXcrnPXznLU0/UpgZP34tq0PY2UFx+dWSDPI roHmDb0BjffxVjsqOErHY3payZuH X-Received: by 2002:a50:8244:: with SMTP id 62-v6mr4031640edf.204.1529128139891; Fri, 15 Jun 2018 22:48:59 -0700 (PDT) Received: from mail-wr0-f169.google.com (mail-wr0-f169.google.com. [209.85.128.169]) by smtp.gmail.com with ESMTPSA id u6-v6sm4060958edo.84.2018.06.15.22.48.59 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 15 Jun 2018 22:48:59 -0700 (PDT) Received: by mail-wr0-f169.google.com with SMTP id d2-v6so11745147wrm.10; Fri, 15 Jun 2018 22:48:59 -0700 (PDT) X-Received: by 2002:adf:e94e:: with SMTP id m14-v6mr3867447wrn.126.1529128139288; Fri, 15 Jun 2018 22:48:59 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:adf:a158:0:0:0:0:0 with HTTP; Fri, 15 Jun 2018 22:48:38 -0700 (PDT) In-Reply-To: <3871160.F3Km1rQkUz@jernej-laptop> References: <20180612200036.21483-1-jernej.skrabec@siol.net> <2948115.KggauuSURZ@jernej-laptop> <3871160.F3Km1rQkUz@jernej-laptop> From: Chen-Yu Tsai Date: Sat, 16 Jun 2018 13:48:38 +0800 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [linux-sunxi] Re: [PATCH v2 11/27] drm/sun4i: tcon: Add support for tcon-top gate To: Jernej Skrabec Cc: Maxime Ripard , Rob Herring , David Airlie , Gustavo Padovan , Maarten Lankhorst , Sean Paul , Mark Rutland , dri-devel , devicetree , linux-arm-kernel , linux-kernel , linux-clk , linux-sunxi Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: 8BIT Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Sat, Jun 16, 2018 at 1:33 AM, Jernej Škrabec wrote: > Dne petek, 15. junij 2018 ob 19:13:17 CEST je Chen-Yu Tsai napisal(a): >> On Sat, Jun 16, 2018 at 12:41 AM, Jernej Škrabec >> >> wrote: >> > Hi, >> > >> > Dne petek, 15. junij 2018 ob 10:31:10 CEST je Maxime Ripard napisal(a): >> >> Hi, >> >> >> >> On Tue, Jun 12, 2018 at 10:00:20PM +0200, Jernej Skrabec wrote: >> >> > TV TCONs connected to TCON TOP have to enable additional gate in order >> >> > to work. >> >> > >> >> > Add support for such TCONs. >> >> > >> >> > Signed-off-by: Jernej Skrabec >> >> > --- >> >> > >> >> > drivers/gpu/drm/sun4i/sun4i_tcon.c | 11 +++++++++++ >> >> > drivers/gpu/drm/sun4i/sun4i_tcon.h | 4 ++++ >> >> > 2 files changed, 15 insertions(+) >> >> > >> >> > diff --git a/drivers/gpu/drm/sun4i/sun4i_tcon.c >> >> > b/drivers/gpu/drm/sun4i/sun4i_tcon.c index 08747fc3ee71..0afb5a94a414 >> >> > 100644 >> >> > --- a/drivers/gpu/drm/sun4i/sun4i_tcon.c >> >> > +++ b/drivers/gpu/drm/sun4i/sun4i_tcon.c >> >> > @@ -688,6 +688,16 @@ static int sun4i_tcon_init_clocks(struct device >> >> > *dev, >> >> > >> >> > dev_err(dev, "Couldn't get the TCON bus clock\n"); >> >> > return PTR_ERR(tcon->clk); >> >> > >> >> > } >> >> > >> >> > + >> >> > + if (tcon->quirks->has_tcon_top_gate) { >> >> > + tcon->top_clk = devm_clk_get(dev, "tcon-top"); >> >> > + if (IS_ERR(tcon->top_clk)) { >> >> > + dev_err(dev, "Couldn't get the TCON TOP bus >> >> > clock\n"); >> >> > + return PTR_ERR(tcon->top_clk); >> >> > + } >> >> > + clk_prepare_enable(tcon->top_clk); >> >> > + } >> >> > + >> >> >> >> Is it required for the TCON itself to operate, or does the TCON >> >> requires the TCON TOP, which in turn requires that clock to be >> >> functional? >> >> >> >> I find it quite odd to have a clock that isn't meant for a particular >> >> device to actually be wired to another device. I'm not saying this >> >> isn't the case, but it would be a first. >> > >> > Documentation doesn't say much about that gate. I did few tests and TCON >> > registers can be read and written even if TCON TOP TV TCON gate is >> > disabled. However, there is no image, as expected. >> >> The R40 manual does include it in the diagram, on page 504. There's also a >> mux to select whether the clock comes directly from the CCU or the TV >> encoder (a feedback mode?). I assume this is the gate you are referring to >> here, in which case it is not a bus clock, but rather the TCON module or >> channel clock, strangely routed. >> >> > More interestingly, I enabled test pattern directly in TCON to eliminate >> > influence of the mixer. As soon as I disabled that gate, test pattern on >> > HDMI screen was gone, which suggest that this gate influences something >> > inside TCON. >> > >> > Another test I did was that I moved enable/disable gate code to >> > sun4i_tcon_channel_set_status() and it worked just as well. >> > >> > I'll ask AW engineer what that gate actually does, but from what I saw, I >> > would say that most appropriate location to enable/disable TCON TOP TV >> > TCON >> > gate is TCON driver. Alternatively, TCON TOP driver could check if any TV >> > TCON is in use and enable appropriate gate. However, that doesn't sound >> > right to me for some reason. >> >> If what I said above it true, then yes, the appropriate location to enable >> it is the TCON driver, but moreover, the representation of the clock tree >> should be fixed such that the TCON takes the clock from the TCON TOP as its >> channel/ module clock instead. That way you don't need this patch, but >> you'd add another for all the clock routing. > > Can you be more specific? I not sure what you mean here. For clock related properties in the device tree: &tcon_top { clocks = <&ccu CLK_BUS_TCON_TOP>, <&ccu CLK_TCON_TV0>, <&tve0>, <&ccu CLK_TCON_TV1>, <&tve1>; clock-names = "bus", "tcon-tv0", "tve0", "tcon-tv1", "tve1"; clock-output-names = "tcon-top-tv0", "tcon-top-tv1"; }; &tcon_tv0 { clocks = <&ccu CLK_BUS_TCON_TV0>, <&tcon_top 0>' clock-names = "ahb", "tcon-ch1"; }; A diagram would look like: | This part is TCON TOP | v v CCU CLK_TCON_TV0 --|----\ | | mux ---- gate ----|-- TCON_TV0 TVE0 --------------|----/ | And the same goes for TCON_TV1 and TVE1. The user manual is a bit lacking on how TVE outputs a clock though. ChenYu