Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4034085imm; Mon, 18 Jun 2018 08:07:09 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJDUhx14Y+QbH3ciCIYgUWJ0bLZFqHI6+u8qb/BOVoZG2zMuSqqn6fmgKXTPQBMRSgsZu3L X-Received: by 2002:a62:9945:: with SMTP id d66-v6mr13926118pfe.192.1529334429895; Mon, 18 Jun 2018 08:07:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529334429; cv=none; d=google.com; s=arc-20160816; b=k4foQCKobRKlWf+uHgGRFCohzGW9HIh3maWCzopardQ1YfeHcIJHLOwz1HH9cyumUt YuDURzDR6J635HkAQZodwDYuilfe7H8eT8Psz1WX4Zf67uuahEarSTsUSLstkAkO6nQl FJ91dv4G7W6AgYbVVu7X42vxRIfQIr07psNzdR3lUnUfFZrU8zL4rbPiG8hKp0zOVgR3 qO01IZ+WvcDXw0oajW5pgH8ri/Xjo+bMkgCRkGeluhSAee9OfgfQ7pBBb5Q/ohz0DhyI O47NsfFpRPepaFgTvTClciKP+0fo4e7jtkfyu75zIPSK/DhU1TtgUF4cSN3YK/1Eq3I1 qX6A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:autocrypt:openpgp:from:cc:references:to:subject :arc-authentication-results; bh=NTo8wy/bJGKAbZUGtD47Aet+hkX1elNgbDSrO2YuMn4=; b=z88hz01s+iOh1Ti0Fs9unbr//UjBqcQkreLeTJ5lR/0wZoLLkRGb4pvM7p4DhOE+S+ 8sYvK1/kjaQfl1s9OjIVKUdMGqC7BrRvpn3DAObsLRTZMF6ZBsfVtsBwBODQ2bTnBjjr OLQPfsi1uH9E6k2qELFSPXTgstnaWPGw2J9gE5/4JONOV4uU21JfTlmvZgCe0YFoWq8z Gj8slYbCwQ8/G/xcbMgweSHAKTyXqVFZxP5FVHYyV+5Md3bR7o3QIl4Om/EE8qaCq0bn KSgdmdmgSf1ynEDFzetTOYTxVhs3lOnpN667AxOt024F404LE9czh5JFkXWAGzy1Z6TY 7k+Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z3-v6si12417073pgr.49.2018.06.18.08.06.55; Mon, 18 Jun 2018 08:07:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965351AbeFRPEP (ORCPT + 99 others); Mon, 18 Jun 2018 11:04:15 -0400 Received: from mga03.intel.com ([134.134.136.65]:41696 "EHLO mga03.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S964915AbeFRPEK (ORCPT ); Mon, 18 Jun 2018 11:04:10 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga007.fm.intel.com ([10.253.24.52]) by orsmga103.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 18 Jun 2018 08:04:10 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,239,1526367600"; d="scan'208";a="47966659" Received: from abyunus-mobl.amr.corp.intel.com (HELO [10.254.89.6]) ([10.254.89.6]) by fmsmga007.fm.intel.com with ESMTP; 18 Jun 2018 08:04:09 -0700 Subject: Re: [RFC PATCH] x86/arch_prctl: Add ARCH_SET_XCR0 to mask XCR0 per-thread To: Keno Fischer References: <1529195582-64207-1-git-send-email-keno@alumni.harvard.edu> Cc: Linux Kernel Mailing List , Thomas Gleixner , Ingo Molnar , x86@kernel.org, "H. Peter Anvin" , Borislav Petkov , Andi Kleen , Paolo Bonzini , =?UTF-8?B?UmFkaW0gS3LEjW3DocWZ?= , Kyle Huey , Robert O'Callahan From: Dave Hansen Openpgp: preference=signencrypt Autocrypt: addr=dave.hansen@linux.intel.com; keydata= xsFNBE6HMP0BEADIMA3XYkQfF3dwHlj58Yjsc4E5y5G67cfbt8dvaUq2fx1lR0K9h1bOI6fC oAiUXvGAOxPDsB/P6UEOISPpLl5IuYsSwAeZGkdQ5g6m1xq7AlDJQZddhr/1DC/nMVa/2BoY 2UnKuZuSBu7lgOE193+7Uks3416N2hTkyKUSNkduyoZ9F5twiBhxPJwPtn/wnch6n5RsoXsb ygOEDxLEsSk/7eyFycjE+btUtAWZtx+HseyaGfqkZK0Z9bT1lsaHecmB203xShwCPT49Blxz VOab8668QpaEOdLGhtvrVYVK7x4skyT3nGWcgDCl5/Vp3TWA4K+IofwvXzX2ON/Mj7aQwf5W iC+3nWC7q0uxKwwsddJ0Nu+dpA/UORQWa1NiAftEoSpk5+nUUi0WE+5DRm0H+TXKBWMGNCFn c6+EKg5zQaa8KqymHcOrSXNPmzJuXvDQ8uj2J8XuzCZfK4uy1+YdIr0yyEMI7mdh4KX50LO1 pmowEqDh7dLShTOif/7UtQYrzYq9cPnjU2ZW4qd5Qz2joSGTG9eCXLz5PRe5SqHxv6ljk8mb ApNuY7bOXO/A7T2j5RwXIlcmssqIjBcxsRRoIbpCwWWGjkYjzYCjgsNFL6rt4OL11OUF37wL QcTl7fbCGv53KfKPdYD5hcbguLKi/aCccJK18ZwNjFhqr4MliQARAQABzShEYXZpZCBDaHJp c3RvcGhlciBIYW5zZW4gPGRhdmVAc3I3MS5uZXQ+wsF7BBMBAgAlAhsDBgsJCAcDAgYVCAIJ CgsEFgIDAQIeAQIXgAUCTo3k0QIZAQAKCRBoNZUwcMmSsMO2D/421Xg8pimb9mPzM5N7khT0 2MCnaGssU1T59YPE25kYdx2HntwdO0JA27Wn9xx5zYijOe6B21ufrvsyv42auCO85+oFJWfE K2R/IpLle09GDx5tcEmMAHX6KSxpHmGuJmUPibHVbfep2aCh9lKaDqQR07gXXWK5/yU1Dx0r VVFRaHTasp9fZ9AmY4K9/BSA3VkQ8v3OrxNty3OdsrmTTzO91YszpdbjjEFZK53zXy6tUD2d e1i0kBBS6NLAAsqEtneplz88T/v7MpLmpY30N9gQU3QyRC50jJ7LU9RazMjUQY1WohVsR56d ORqFxS8ChhyJs7BI34vQusYHDTp6PnZHUppb9WIzjeWlC7Jc8lSBDlEWodmqQQgp5+6AfhTD kDv1a+W5+ncq+Uo63WHRiCPuyt4di4/0zo28RVcjtzlGBZtmz2EIC3vUfmoZbO/Gn6EKbYAn rzz3iU/JWV8DwQ+sZSGu0HmvYMt6t5SmqWQo/hyHtA7uF5Wxtu1lCgolSQw4t49ZuOyOnQi5 f8R3nE7lpVCSF1TT+h8kMvFPv3VG7KunyjHr3sEptYxQs4VRxqeirSuyBv1TyxT+LdTm6j4a mulOWf+YtFRAgIYyyN5YOepDEBv4LUM8Tz98lZiNMlFyRMNrsLV6Pv6SxhrMxbT6TNVS5D+6 UorTLotDZKp5+M7BTQRUY85qARAAsgMW71BIXRgxjYNCYQ3Xs8k3TfAvQRbHccky50h99TUY sqdULbsb3KhmY29raw1bgmyM0a4DGS1YKN7qazCDsdQlxIJp9t2YYdBKXVRzPCCsfWe1dK/q 66UVhRPP8EGZ4CmFYuPTxqGY+dGRInxCeap/xzbKdvmPm01Iw3YFjAE4PQ4hTMr/H76KoDbD cq62U50oKC83ca/PRRh2QqEqACvIH4BR7jueAZSPEDnzwxvVgzyeuhwqHY05QRK/wsKuhq7s UuYtmN92Fasbxbw2tbVLZfoidklikvZAmotg0dwcFTjSRGEg0Gr3p/xBzJWNavFZZ95Rj7Et db0lCt0HDSY5q4GMR+SrFbH+jzUY/ZqfGdZCBqo0cdPPp58krVgtIGR+ja2Mkva6ah94/oQN lnCOw3udS+Eb/aRcM6detZr7XOngvxsWolBrhwTQFT9D2NH6ryAuvKd6yyAFt3/e7r+HHtkU kOy27D7IpjngqP+b4EumELI/NxPgIqT69PQmo9IZaI/oRaKorYnDaZrMXViqDrFdD37XELwQ gmLoSm2VfbOYY7fap/AhPOgOYOSqg3/Nxcapv71yoBzRRxOc4FxmZ65mn+q3rEM27yRztBW9 AnCKIc66T2i92HqXCw6AgoBJRjBkI3QnEkPgohQkZdAb8o9WGVKpfmZKbYBo4pEAEQEAAcLB XwQYAQIACQUCVGPOagIbDAAKCRBoNZUwcMmSsJeCEACCh7P/aaOLKWQxcnw47p4phIVR6pVL e4IEdR7Jf7ZL00s3vKSNT+nRqdl1ugJx9Ymsp8kXKMk9GSfmZpuMQB9c6io1qZc6nW/3TtvK pNGz7KPPtaDzvKA4S5tfrWPnDr7n15AU5vsIZvgMjU42gkbemkjJwP0B1RkifIK60yQqAAlT YZ14P0dIPdIPIlfEPiAWcg5BtLQU4Wg3cNQdpWrCJ1E3m/RIlXy/2Y3YOVVohfSy+4kvvYU3 lXUdPb04UPw4VWwjcVZPg7cgR7Izion61bGHqVqURgSALt2yvHl7cr68NYoFkzbNsGsye9ft M9ozM23JSgMkRylPSXTeh5JIK9pz2+etco3AfLCKtaRVysjvpysukmWMTrx8QnI5Nn5MOlJj 1Ov4/50JY9pXzgIDVSrgy6LYSMc4vKZ3QfCY7ipLRORyalFDF3j5AGCMRENJjHPD6O7bl3Xo 4DzMID+8eucbXxKiNEbs21IqBZbbKdY1GkcEGTE7AnkA3Y6YB7I/j9mQ3hCgm5muJuhM/2Fr OPsw5tV/LmQ5GXH0JQ/TZXWygyRFyyI2FqNTx4WHqUn3yFj8rwTAU1tluRUYyeLy0ayUlKBH ybj0N71vWO936MqP6haFERzuPAIpxj2ezwu0xb1GjTk4ynna6h5GjnKgdfOWoRtoWndMZxbA z5cecg== Message-ID: <11347d3a-8491-1545-d47d-a1cb2fb9b410@linux.intel.com> Date: Mon, 18 Jun 2018 08:04:09 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 06/18/2018 07:42 AM, Keno Fischer wrote: >> There's no way this is even close to viable until it has been made to >> cope with holes. > > Ok, it seems to me the first decision is whether it should be allowed > to have the compacted format (with holes) in an in-memory xstate > image. Doing so seems possible, but would require more invasive > changes to the kernel, so I'm gonna ignore it for now. > > If we want to keep the in-memory xstate layout constant after boot > time, I see four ways to do that for this feature. > > 1) Set up XCR0 in a different place, so that the kernel xsaves/xrstors > use an XCR0 that matches the layout the kernel expects. ... and do XCR0 writes before every XSAVES/XRSTORS, including in the context-switch path? > 2) Use xsaveopt when this particular thread flag is set and have the > kernel be able to deal with non-compressed xstate images, even > if xsaves is available. What about if there is supervisor state in place? > 3) What's in this patch now, but fix up the xstate after saving it. That's _maybe_ viable. But, it's going to slow things down quite a bit and has to be done with preempt disabled. > 4) Catch the fault thrown by xsaves/xrestors in this situation, update > XCR0, redo the xsaves/restores, put XCR0 back and continue > execution after the faulting instruction. I'm worried about the kernel pieces that go digging in the XSAVE data getting confused more than the hardware getting confused. > Option 1) seems easiest, but it would also require adding code > somewhere on the common path, which I assume is a no-go ;). Yeah, that would be horribly slow. You then also have to be really careful with interrupts and preempt when you're in a funky XCR0 configuration. > Option 3) seems doable entirely in the slow path for this feature. > If we xsaves with the modified XCR0, we can then fix up the memory > image to match the expected layout. Similarly, we could xrestors > in the slow path (from standard layout) and rely on the > `fpregs_state_valid` mechanism to prevent the fault. ... with one more modification. You need two buffers _anyway_ if you do this. So you would probably just XSAVE to a new buffer and then convert that back to the "real" buffer in the thread struct. > At least currently, it is my understanding that `xfeatures_mask` only has > user features, am I mistaken about that? We're slowing adding supervisor support. I think accounting for supervisor features is a requirement for any new XSAVE code.