Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Date:   Mon, 18 Jun 2018 20:57:00 +0200
From:   Borislav Petkov <bp@alien8.de>
To:     "Suthikulpanit, Suravee" <suravee.suthikulpanit@amd.com>
Cc:     x86@kernel.org, linux-kernel@vger.kernel.org, tglx@linutronix.de,
        mingo@redhat.com
Subject: Re: [PATCH] x86/CPU/AMD: Fix LLC ID bit-shift calculation
Message-ID: <20180618185654.GG24921@zn.tnic>
References: <1528915390-30533-1-git-send-email-suravee.suthikulpanit@amd.com>
 <20180618172048.GD24921@zn.tnic>
 <8552af6b-c6c6-82d7-9df9-8b928ff3f1d9@amd.com>
 <20180618182315.GE24921@zn.tnic>
 <55a20153-9416-404b-7442-ed851386e2e0@amd.com>
MIME-Version: 1.0
Content-Type: text/plain; charset=utf-8
Content-Disposition: inline
In-Reply-To: <55a20153-9416-404b-7442-ed851386e2e0@amd.com>
User-Agent: Mutt/1.9.5 (2018-04-13)
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

On Mon, Jun 18, 2018 at 01:46:11PM -0500, Suthikulpanit, Suravee wrote:
> Your understanding is correct. I was not sure about what you were referring
> to earlier. Basically, the number of threads sharing cache is used to
> calculate the amount of right-shifting of APIC ID, which results in removing
> the core and thread ID bits.

Yap, that's exactly what I was hinting at, thanks. I'll add it to the
commit message.

-- 
Regards/Gruss,
    Boris.

Good mailing practices for 400: avoid top-posting and trim the reply.