Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4854052imm; Tue, 19 Jun 2018 00:36:32 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIlvf6u/PzqV8vlGLcD5q/t567Goplz4Rp+DaQDqzPM8sDCFD4Rt59vjlcn/ft8sN1cLsI8 X-Received: by 2002:aa7:854e:: with SMTP id y14-v6mr16610772pfn.165.1529393792169; Tue, 19 Jun 2018 00:36:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529393792; cv=none; d=google.com; s=arc-20160816; b=np7Y8L+HPzA4TG7+xP57HINWxsz6s4/2hE9zu2HkdgEkI3PyjftGDewxsaNIWijGYo WfBthq4PznkKNISt+N9L5gtfeQJczzhCMrdhqaKI2/6ZqjcXtuRxvZwObtnUDzz8rcO2 yTyG1DUHTgu2UCKiu8qVyyFdEAj2KuNC6ljGQ5ifz8u8XrLC6RA0FukZjZe+kt0W8WVl RqmnEZ8smPpzqqqB9AFBaWfMeaaBlTbFSozcDbZiQy3YqXrBVW1I1+93PQLpx4mde1fq bRTjqvaJBb64LY74mhpddpBSqeVB6FgxVXB1kitJuKXrktv0GLDXHfxbqH7Rz0Cq9Y1g sE8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=4pNojtKl3hMBIRM+sRXN6/ZROBs/9+OB17QjSFx4ehU=; b=zjEzoJpwpvgGFnt+yrbv0J90JhHWLPaMhoRF9AvfuyIDO0PJz8HW1xiIlXfB2oLGfI VlXsSfchXoRI3L0hUy+9oU++3rPzzwGdJtz7jjaUVR2Aq5yGYB29Mcp+at9dSYeLnYkr Z5Pxxn+lxDP1n0cIvFWyd9GKw1bxTEU+ZcIjAj7TN7C1rzY4tZlwn/CcKPk8Ndp968SV m+j9sJMMr43cEc0DnAHuXfPzc97pJOJiTOhjYd7VUdQysCoYZPI47a3qBWencMfhvwAg jWoiGbjZkgwNPsiOC7rwyWBOflJ+pqQElqOiWI1+UgKsgSqTBoJfHcK3gQFQsQml9C6r LAkg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e11-v6si19347600pln.161.2018.06.19.00.36.18; Tue, 19 Jun 2018 00:36:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965749AbeFSHfO (ORCPT + 99 others); Tue, 19 Jun 2018 03:35:14 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:2514 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S965652AbeFSHfI (ORCPT ); Tue, 19 Jun 2018 03:35:08 -0400 X-UUID: 3e43a42c172c44f3b0b9b56036ea3e95-20180619 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1833851652; Tue, 19 Jun 2018 15:35:03 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 19 Jun 2018 15:35:01 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 19 Jun 2018 15:35:01 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v6 22/29] drm/mediatek: add connection from RDMA2 to DSI1 Date: Tue, 19 Jun 2018 15:34:23 +0800 Message-ID: <1529393670-26862-23-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> References: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA2 to DSI1 Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index a4b418302f32..db78fad785e3 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -94,11 +94,13 @@ #define RDMA1_SOUT_DSI3 0x5 #define RDMA2_SOUT_DPI0 0x2 #define RDMA2_SOUT_DPI1 0x3 +#define RDMA2_SOUT_DSI1 0x1 #define DPI0_SEL_IN_RDMA1 0x1 #define DPI0_SEL_IN_RDMA2 0x3 #define DPI1_SEL_IN_RDMA1 (0x1 << 8) #define DPI1_SEL_IN_RDMA2 (0x3 << 8) #define DSI1_SEL_IN_RDMA1 0x1 +#define DSI1_SEL_IN_RDMA2 0x4 #define DSI2_SEL_IN_RDMA1 (0x1 << 16) #define DSI3_SEL_IN_RDMA1 (0x1 << 16) #define COLOR1_SEL_IN_OVL1 0x1 @@ -204,6 +206,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; value = RDMA2_SOUT_DPI1; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DSI1) { + *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; + value = RDMA2_SOUT_DSI1; } else { value = 0; } @@ -241,6 +246,9 @@ static unsigned int mtk_ddp_sel_in(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { *addr = DISP_REG_CONFIG_DPI_SEL_IN; value = DPI1_SEL_IN_RDMA2; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DSI1) { + *addr = DISP_REG_CONFIG_DSIE_SEL_IN; + value = DSI1_SEL_IN_RDMA2; } else if (cur == DDP_COMPONENT_OVL1 && next == DDP_COMPONENT_COLOR1) { *addr = DISP_REG_CONFIG_DISP_COLOR1_SEL_IN; value = COLOR1_SEL_IN_OVL1; -- 2.12.5