Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4856030imm; Tue, 19 Jun 2018 00:39:13 -0700 (PDT) X-Google-Smtp-Source: ADUXVKLYWDvblUr1Kk33d4pRwYQ+fveU+QPYDGqQV8MCCAa1vsGTt6tJoMoDd5z3j68vIgJtP1WR X-Received: by 2002:a62:ec5b:: with SMTP id k88-v6mr16580330pfh.85.1529393953660; Tue, 19 Jun 2018 00:39:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529393953; cv=none; d=google.com; s=arc-20160816; b=FRJMAKrNj2jr5L3/i7Z8LiOtOEJft8m0SKjhrz5Ist772P9StrwCQmwyPA5HRhvKv9 dLr5uFkHS838ucOIeQi13VMqRTj9QCX5Ki9UiUZQ3O2W3bxxQdXHc2HDKF/VbNoqhsXe YD5hKp5KJ1AjBT6dD/kSGJn+3xGhxYXAfASKtrGyb4+NiMgvG5vNfrG3Y7H/AMRgFkW9 MyctOB8VYzdUErU6rhPj12TTyGUa3z8jCmHUv1NTgylTPlx4CWNCw39KiR2fHgYdkZCt xjFXwdHbAkcaGKu3Onl3acTwx+JKR/VldYIPDMGm+DtF+mSFnBy3VdehxZFeThsUyFAO sVDg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=QhAriwuJPqBh0yYv9ZJopUvAqKhsheTvjCL5NZl8eLs=; b=J1G1OObMjagoaZ9Jqj/xMgMTfgPItEFTvzmoKtm2aB12rxbbXWRXPNj9VurF7iM0xo JytVN7Ck9WMtQrt4TnOVt7zPIgswVny1+9TGs1DQsPXpa2kCJVI/l/CmQoJvyYk7oHw3 uhi2QVVS3a8t2AuvlEmSEY96nmmefqCxwC8d7lYMrcNK2KylHUOIbzwT5gbAQBT3zVQT e+z6sJrmHwoE/EdXypHh9i/QLMJmIj0TtP0oqcz0OHfzkPH09XN1TI0S65/1JPNLDNaR WmF3sUdnaE960SFD0qsrBeQIBueLlV7DO4EOxXpbYGa1DoRv51WrNaiXiRxxnqFGe6Kq al8g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k8-v6si17334097pfg.42.2018.06.19.00.38.59; Tue, 19 Jun 2018 00:39:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965773AbeFSHhJ (ORCPT + 99 others); Tue, 19 Jun 2018 03:37:09 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:33531 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S965617AbeFSHfH (ORCPT ); Tue, 19 Jun 2018 03:35:07 -0400 X-UUID: 50b5aaa8b5a14ba6881734b11746288b-20180619 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1748883787; Tue, 19 Jun 2018 15:35:03 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 19 Jun 2018 15:35:01 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 19 Jun 2018 15:35:01 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v6 21/29] drm/mediatek: add connection from RDMA2 to DPI1 Date: Tue, 19 Jun 2018 15:34:22 +0800 Message-ID: <1529393670-26862-22-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> References: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA2 to DPI1 Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index c88742a6c2b9..a4b418302f32 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -93,9 +93,11 @@ #define RDMA1_SOUT_DSI2 0x4 #define RDMA1_SOUT_DSI3 0x5 #define RDMA2_SOUT_DPI0 0x2 +#define RDMA2_SOUT_DPI1 0x3 #define DPI0_SEL_IN_RDMA1 0x1 #define DPI0_SEL_IN_RDMA2 0x3 #define DPI1_SEL_IN_RDMA1 (0x1 << 8) +#define DPI1_SEL_IN_RDMA2 (0x3 << 8) #define DSI1_SEL_IN_RDMA1 0x1 #define DSI2_SEL_IN_RDMA1 (0x1 << 16) #define DSI3_SEL_IN_RDMA1 (0x1 << 16) @@ -199,6 +201,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; value = RDMA2_SOUT_DPI0; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { + *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; + value = RDMA2_SOUT_DPI1; } else { value = 0; } @@ -233,6 +238,9 @@ static unsigned int mtk_ddp_sel_in(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DPI_SEL_IN; value = DPI0_SEL_IN_RDMA2; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { + *addr = DISP_REG_CONFIG_DPI_SEL_IN; + value = DPI1_SEL_IN_RDMA2; } else if (cur == DDP_COMPONENT_OVL1 && next == DDP_COMPONENT_COLOR1) { *addr = DISP_REG_CONFIG_DISP_COLOR1_SEL_IN; value = COLOR1_SEL_IN_OVL1; -- 2.12.5