Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4856338imm; Tue, 19 Jun 2018 00:39:35 -0700 (PDT) X-Google-Smtp-Source: ADUXVKLm3VISc+w8yxe+ejg4F8tyBELlGpJDHjTGmMS1L4I6RYh9wCcy9JmgEpOlkU2YHcqGw2zx X-Received: by 2002:a63:9843:: with SMTP id l3-v6mr14091892pgo.208.1529393975309; Tue, 19 Jun 2018 00:39:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529393975; cv=none; d=google.com; s=arc-20160816; b=dDTuCXxQKy68yB7UL5p9eFRhmBdVzyHhS7nJYMJbS1TXAA1ekP9aVjbrzYrnskzFZW KxUdGkdzi5JgTnWMVhJJ9Bpc88jt7BKrIVZ7nYoVLIPMMXYsOGRLoGtIIgUl2rVokWAE H2NlV1QlMWNbRJB3S0dI4VZhsAcXKTUIFNtTlD/QOHWjnGmIV4XByZ+9T8H1ujHNKyyB 1YbGFZBWQgqGSsLfBGQAdS2fWDpSjOOWliU2J8jWtwllLA6o8FvXby/9/tX8i0zuUsp4 lJ5M+Z5LwUk1+V6t9eZP72FrActskcj7yRe0epLkighLBs5lBZOnj2GOUn67VTvQ5yTf eHIQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=17N5r0bkvoNFqgRov4/ys+QJviuzkrxGglBG8+oXbmc=; b=qRlq7VadOX4i2N7iKNVwNYXU/5PuPOvA0PaTkxVT/wpeqx6+5GD3BCgLlyniTSv9Wd BoElPwCrSDp1+gbVx+uJeEOP3fm4rs7WWIvnZOHfNgmHK0FYdsMFQJvL4hmYz5TxwNCy xIzU5kMxM3KO8MPQIYoazjgEWYVwDtwG63gfqEy2B8fpk2mNTPvZpX5S1aO741MYU/xM GETLqrNH35nuIZGcP4imDUmXdtmJmAxJyIDr6pYw5KVqfUek0wXWBoGsiFB+kH6WQP2d qgCkOh3/C5idjRMyZ9GR72rahmxNhFRgPsDG4OYZZP1Sq/YWhnz3q5BjuJK7tBoOllAb HZbg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c2-v6si17100401pfm.26.2018.06.19.00.39.21; Tue, 19 Jun 2018 00:39:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966124AbeFSHhN (ORCPT + 99 others); Tue, 19 Jun 2018 03:37:13 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:2514 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S965596AbeFSHfH (ORCPT ); Tue, 19 Jun 2018 03:35:07 -0400 X-UUID: fdbc616acb2f4d7ca1557f166ede78cc-20180619 Received: from mtkcas06.mediatek.inc [(172.21.101.30)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 260880021; Tue, 19 Jun 2018 15:35:01 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 19 Jun 2018 15:34:58 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 19 Jun 2018 15:34:58 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , "Mark Rutland" , Matthias Brugger , , , , , , , "Stu Hsieh" Subject: [PATCH v6 16/29] drm/mediatek: add connection from RDMA1 to DPI1 Date: Tue, 19 Jun 2018 15:34:17 +0800 Message-ID: <1529393670-26862-17-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> References: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA1 to DPI1 Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index 463ed7830d17..13e91903f493 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -85,7 +85,9 @@ #define RDMA0_SOUT_DSI2 0x4 #define RDMA0_SOUT_DSI3 0x5 #define RDMA1_SOUT_DPI0 0x2 +#define RDMA1_SOUT_DPI1 0x3 #define DPI0_SEL_IN_RDMA1 0x1 +#define DPI1_SEL_IN_RDMA1 (0x1 << 8) #define COLOR1_SEL_IN_OVL1 0x1 #define OVL_MOUT_EN_RDMA 0x1 @@ -171,6 +173,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN; value = RDMA1_SOUT_DPI0; + } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI1) { + *addr = DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN; + value = RDMA1_SOUT_DPI1; } else { value = 0; } @@ -190,6 +195,9 @@ static unsigned int mtk_ddp_sel_in(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DPI_SEL_IN; value = DPI0_SEL_IN_RDMA1; + } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI1) { + *addr = DISP_REG_CONFIG_DPI_SEL_IN; + value = DPI1_SEL_IN_RDMA1; } else if (cur == DDP_COMPONENT_OVL1 && next == DDP_COMPONENT_COLOR1) { *addr = DISP_REG_CONFIG_DISP_COLOR1_SEL_IN; value = COLOR1_SEL_IN_OVL1; -- 2.12.5