Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4857723imm; Tue, 19 Jun 2018 00:41:21 -0700 (PDT) X-Google-Smtp-Source: ADUXVKL80ZG6Gctvy6abHdk93pBJbTKRhdg6MSgn11rREMDRd71UBE1+/O2j6DP8pXZNf/H0Oqxk X-Received: by 2002:a65:55c6:: with SMTP id k6-v6mr13778086pgs.6.1529394081891; Tue, 19 Jun 2018 00:41:21 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529394081; cv=none; d=google.com; s=arc-20160816; b=G+F21eA8n7mIqnlay8RuBOfOpJK0FwFuQ4CJ0Hw9DtPjJheKEbCN1At0sg08smmCUu N43J+g9OBKV5jrMcLAGziNSGOSEJDEUrSeIe8vi6tmMMXBqFsBLy7lwZ3NA6nxjNe4FH F2SI+U0oTlaWeOldI0VaR4TCZ7X7qeanMc+O4RjhhRqcCYFXIeUuxXGSfLX0n4Ra5NUj Tr4qWO9NPYuBUZMJYBBd34waRY02PeFaPhhRJkYNX5q7UeHVHI0OLLu0XRqeXk4/EIiK sQLjwRImN19lfB+WUJ+nlW/NrgAVBTWsJD21u9/aU9jvBIp4rBsOyFTrJO8729sVutIM 5eNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=vl6tBovOhBFEgLFmZF6X22cQDeIzG24as7guUTosK1w=; b=m+UUA+ekiVEFve2X4FJ3M8Enc4hmgXZkuWllB9ZF6qpxe/yJdJD7qY+HKyFpXSNrlD SBQnJ8lGbBhFJZFFIVckSV5nKpku2K1a1pb1OfmYOX90rKGHcie1rMRIh0r1mbU5g4Jg JaEWNexLTSDpGNHZadxNkwMsi+NIrxc4wUJVlnwpbNN/7+jgW4rIPsBLHlp/DygtS4JU 3scQlQ1AFmTE2gG1PlhS3JXM5piUbzyWZQJAQtN1Pz1PSGIrzm7kDi9dDV4bMi46E4pY n0dG9vRF22GlTRy9nGrl4zB4jYslopTeiHfrCyMOXzSZDodcKekfMAZxaCSQ6ldqhwLM kPXA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u1-v6si17387626plj.386.2018.06.19.00.41.08; Tue, 19 Jun 2018 00:41:21 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965432AbeFSHfD (ORCPT + 99 others); Tue, 19 Jun 2018 03:35:03 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:41527 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S965311AbeFSHe7 (ORCPT ); Tue, 19 Jun 2018 03:34:59 -0400 X-UUID: e3c8f44898cb433d895771968daacea3-20180619 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1978476527; Tue, 19 Jun 2018 15:34:56 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 19 Jun 2018 15:34:54 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 19 Jun 2018 15:34:55 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v6 13/29] drm/mediatek: add connection from RDMA0 to DPI0 Date: Tue, 19 Jun 2018 15:34:14 +0800 Message-ID: <1529393670-26862-14-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> References: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA0 to DPI0 Signed-off-by: Stu Hsieh --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index 977df8facb79..3a3f37f523f2 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -29,6 +29,7 @@ #define DISP_REG_CONFIG_DISP_COLOR0_SEL_IN 0x084 #define DISP_REG_CONFIG_DISP_COLOR1_SEL_IN 0x088 #define DISP_REG_CONFIG_DPI_SEL_IN 0x0ac +#define DISP_REG_CONFIG_DISP_RDMA0_SOUT_EN 0x0c4 #define DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN 0x0c8 #define DISP_REG_CONFIG_MMSYS_CG_CON0 0x100 @@ -80,6 +81,7 @@ #define COLOR0_SEL_IN_OVL0 0x1 #define OVL1_MOUT_EN_COLOR1 0x1 #define GAMMA_MOUT_EN_RDMA1 0x1 +#define RDMA0_SOUT_DPI0 0x2 #define RDMA1_SOUT_DPI0 0x2 #define DPI0_SEL_IN_RDMA1 0x1 #define COLOR1_SEL_IN_OVL1 0x1 @@ -155,6 +157,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_OD1 && next == DDP_COMPONENT_RDMA1) { *addr = DISP_REG_CONFIG_DISP_OD_MOUT_EN; value = OD1_MOUT_EN_RDMA1; + } else if (cur == DDP_COMPONENT_RDMA0 && next == DDP_COMPONENT_DPI0) { + *addr = DISP_REG_CONFIG_DISP_RDMA0_SOUT_EN; + value = RDMA0_SOUT_DPI0; } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN; value = RDMA1_SOUT_DPI0; -- 2.12.5