Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4859154imm; Tue, 19 Jun 2018 00:43:12 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKS/W4QURCrbq/9x7ZKtXxEKHfS467U3uiUb3GQ93B5DJONTSTijQ0Pf4VUoWeJfuosTgcw X-Received: by 2002:a63:9e0a:: with SMTP id s10-v6mr14145553pgd.305.1529394191983; Tue, 19 Jun 2018 00:43:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529394191; cv=none; d=google.com; s=arc-20160816; b=paiAqxyrsrWR6dxtuNEXiUwERpnj0PrlsT46huVSxDnktdXYQYWhciNPC0mXlQ4qoN dgYG3kxYo5/P+/prizJH37Qd1f1mIxmm8Xk25Q7ovl5CWa0BbUI4k1InTNkhKueUQZRg 4q3yfr991FLDIz7Pp7vQjRQ+rBWWL6IzafKJu9JOvZdVeO2F4rjNhvRfmret8cEYJRTy 5TrMHoSe3Bwp4pfOG57hHCmI707ROYZ5sjLqseG+vUYHFVggwesDwzXLzUOo3pDWkUTU a23qRK75dDaVFeF6cbv2yMA4cYYwVp/Yt50uUAC5CN5xIM/e+9jFZ0baXq2Iw31G3Hog rqQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=4dreGazPL3N4gXgMCh6gQDYjLD6qbBGO2RLOSZQsNfw=; b=ssGeq9B2S6f91ZnojfGbd6BuDtjWvV1netz5qN1T/PxKAEtcCCT9dEBcQirWUN2Ttg gnKSRbjvQU1HwtNpErgTMSJeTowBNXgK/reEX0xAL9xG3LhOXLyDCvwMVizY0WAWxQY5 TGa8cxoorevbKtsJC4Ew4VJwMUqGUNuXEzJT/YFtsqiQqyTfc7cZrHencgsz2nO4JM87 35jJ24gMaRtCxfUFkWFQtu/SsR/nX04AzSlRbXfei98wtfo5/gmD3hSjWNw5wuBLajCk jnXVtgV/pFSjvzptkkyCSSbKrMPtetPTEAI5CIl8cb6kGAuznJVLpU1pMWjYBfOFoPCw x4lw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u8-v6si15809100pfm.63.2018.06.19.00.42.58; Tue, 19 Jun 2018 00:43:11 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S966033AbeFSHlJ (ORCPT + 99 others); Tue, 19 Jun 2018 03:41:09 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:64085 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S937285AbeFSHez (ORCPT ); Tue, 19 Jun 2018 03:34:55 -0400 X-UUID: 91236d26848c423e9fd159b32f95f730-20180619 Received: from mtkcas08.mediatek.inc [(172.21.101.126)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1772647047; Tue, 19 Jun 2018 15:34:52 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs03n1.mediatek.inc (172.21.101.181) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 19 Jun 2018 15:34:51 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 19 Jun 2018 15:34:51 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v6 06/29] drm/mediatek: add ddp component PWM2 Date: Tue, 19 Jun 2018 15:34:07 +0800 Message-ID: <1529393670-26862-7-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> References: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add component PWM2 Signed-off-by: Stu Hsieh Reviewed-by: CK Hu --- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 1 + drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 1 + 2 files changed, 2 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c index a5c7ac2d162d..86e8c9e5df41 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c @@ -233,6 +233,7 @@ static const struct mtk_ddp_comp_match mtk_ddp_matches[DDP_COMPONENT_ID_MAX] = { [DDP_COMPONENT_OVL1] = { MTK_DISP_OVL, 1, NULL }, [DDP_COMPONENT_PWM0] = { MTK_DISP_PWM, 0, NULL }, [DDP_COMPONENT_PWM1] = { MTK_DISP_PWM, 1, NULL }, + [DDP_COMPONENT_PWM2] = { MTK_DISP_PWM, 2, NULL }, [DDP_COMPONENT_RDMA0] = { MTK_DISP_RDMA, 0, NULL }, [DDP_COMPONENT_RDMA1] = { MTK_DISP_RDMA, 1, NULL }, [DDP_COMPONENT_RDMA2] = { MTK_DISP_RDMA, 2, NULL }, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h index 9b19fc4423f1..e00c2e798abd 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h @@ -56,6 +56,7 @@ enum mtk_ddp_comp_id { DDP_COMPONENT_OVL1, DDP_COMPONENT_PWM0, DDP_COMPONENT_PWM1, + DDP_COMPONENT_PWM2, DDP_COMPONENT_RDMA0, DDP_COMPONENT_RDMA1, DDP_COMPONENT_RDMA2, -- 2.12.5