Received: by 2002:ac0:a5b6:0:0:0:0:0 with SMTP id m51-v6csp4859226imm; Tue, 19 Jun 2018 00:43:17 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKcqcZg9HAkRRh2irwfiIumvfwqCKfrs7lsfVk0zauxnltvCmhe8XmLx746qGXXRNq3+7BS X-Received: by 2002:a63:be4f:: with SMTP id g15-v6mr14149057pgo.115.1529394197370; Tue, 19 Jun 2018 00:43:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529394197; cv=none; d=google.com; s=arc-20160816; b=gHQNbU/yTUKHRnWySUR7Ozkzn8eBpywBxG6JlzEAJGefQBZYnKSo9Pl90CMOLEKK4I zy/z9nSkGx0fy9YmYqs3JCu9WydAVVOrleonYc7cMrUwtBuLnQzYk6DOZ6tksj7XHKQZ fTUpVeHPVoA9C6ry8GpDH9mMqLaOaL/mkoPjeDGkFwivqhqbzRPv0a4AdbpXhk/HpgVW 6w42AQFmOthZNeIwwx95T30pJpo8NUmkufAvwvwyJuLI4viiuxP1v5k43jXP1Fg/xBmq 5JC7WiVvRSZJn4UFiSkOJPv2B/UZk42qqMo8RgN0sS5cANjvhv8Rs4DbqLNJbjfyMQKr sNVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=khrjpGGbVwiDpTXO2uOVZmIjTtAwEqydNOC+P5hvnhw=; b=w1+SthgSn5DbiBZUBklGSNf2Z58t7TFWa6aUePoFYKcjPhrgmXwLR+pct/w8AeXcwM TCTplYNuY54GjwAeE204VkJ79oIjkn5wltPMikG0cAhaZBbSGmjoX679khnjum/pcb9e tI+Q7RBRQZWdzFcjbziFHWYPAhhaHllKuN4GgAIBSCbqc2ZobaaMQD6GRkeqoobBavJF pfYHPKneIFu5NoN9A09v4UoQDzrZRT64T3aif2JM4KDuhx92xrXGEOOmH1HDofArz5rR vNqH2fZ/nYaCpEYNvVxndL3/ioz2veaQvyyJpvVaDIXEvRiemY5LobvXPDPcYRpvXfAt Ld1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f34-v6si16851159ple.165.2018.06.19.00.43.03; Tue, 19 Jun 2018 00:43:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965996AbeFSHko (ORCPT + 99 others); Tue, 19 Jun 2018 03:40:44 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:29811 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S937314AbeFSHe4 (ORCPT ); Tue, 19 Jun 2018 03:34:56 -0400 X-UUID: f530a1cf31dc495e9058a5e9ce3d11da-20180619 Received: from mtkcas07.mediatek.inc [(172.21.101.84)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 912512552; Tue, 19 Jun 2018 15:34:52 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Tue, 19 Jun 2018 15:34:45 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Tue, 19 Jun 2018 15:34:46 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v6 00/29] Add support for mediatek SOC MT2712 Date: Tue, 19 Jun 2018 15:34:01 +0800 Message-ID: <1529393670-26862-1-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add support for the Mediatek MT2712 DISP subsystem. MT2712 is base on MT8173, there are some difference as following: MT2712 support three disp output(two ovl and one rdma) Change in v6: - Update DDP_COMPONENT_DSI2 to DDP_COMPONENT_DSI3 in the patch "drm/mediatek: add component DSI3" - Separate the patch "drm/mediatek: add DPI1/DSI1/DSI2/DSI3 in comp_init" in v5 to following patch: drm/mediatek: add component DPI1 drm/mediatek: add component DSI2 drm/mediatek: add component DSI3 drm/mediatek: add the DSI1 for component init condition - Update the RDMA definition term from "MOUT" to "SOUT" - Add new patch "drm/mediatek: Update the definition of connection from RDMA1 to DPI0" Stu Hsieh (29): drm/mediatek: update dt-bindings for mt2712 drm/mediatek: support maximum 64 mutex mod drm/mediatek: add ddp component AAL1 drm/mediatek: add ddp component OD1 drm/mediatek: add ddp component PWM1 drm/mediatek: add ddp component PWM2 drm/mediatek: add component DPI1 drm/mediatek: add component DSI2 drm/mediatek: add component DSI3 drm/mediatek: add the DSI1 for component init condition drm/mediatek: add connection from OD1 to RDMA1 drm/mediatek: Update the definition of connection from RDMA1 to DPI0 drm/mediatek: add connection from RDMA0 to DPI0 drm/mediatek: add connection from RDMA0 to DSI2 drm/mediatek: add connection from RDMA0 to DSI3 drm/mediatek: add connection from RDMA1 to DPI1 drm/mediatek: add connection from RDMA1 to DSI1 drm/mediatek: add connection from RDMA1 to DSI2 drm/mediatek: add connection from RDMA1 to DSI3 drm/mediatek: add connection from RDMA2 to DPI0 drm/mediatek: add connection from RDMA2 to DPI1 drm/mediatek: add connection from RDMA2 to DSI1 drm/mediatek: add connection from RDMA2 to DSI2 drm/mediatek: add connection from RDMA2 to DSI3 drm/mediatek: add DPI1 support for mutex drm/mediatek: add DSI2 support for mutex drm/mediatek: add DSI3 support for mutex drm/mediatek: add third ddp path drm/mediatek: Add support for mediatek SOC MT2712 .../bindings/display/mediatek/mediatek,disp.txt | 2 +- drivers/gpu/drm/mediatek/mtk_drm_crtc.c | 3 + drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 235 ++++++++++++++++++--- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 15 +- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 10 +- drivers/gpu/drm/mediatek/mtk_drm_drv.c | 47 ++++- drivers/gpu/drm/mediatek/mtk_drm_drv.h | 5 +- 7 files changed, 274 insertions(+), 43 deletions(-) -- 2.12.5