Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp489724imm; Wed, 20 Jun 2018 01:31:39 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIb13ztb8tegM0QjOzY1WTYBGFxUe2F9F5pW+6IwQPKuUU6nbBcjwOnPgasDr4i9N5Qyi4S X-Received: by 2002:a62:9f16:: with SMTP id g22-v6mr21291787pfe.207.1529483499277; Wed, 20 Jun 2018 01:31:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529483499; cv=none; d=google.com; s=arc-20160816; b=t3fokp8LtzPwwyjHC266u/JGANyDUr5KMTR7oDNDnOL4a3cdBcRaGedlU40bGKAr4X 4r9pPjaBYW+vqZP5GF1L7zbRKqAD+2x3fYsgktrz24/J9Z+xn/cQEfv/0xIE2uaZ8y3K xoHVnH3fD+ffgRDWaPqzzcJRDQPV9zsjRUD7MuEmQa7plLO2hHWzDIuBTHWd/ZPFf6+z PC8QTaWFxUmS3iSPLntFdjrOaJ8rpQVMujqlNPRL8KByEwt+ScMCtPlOEOj8IAduzvdn jBn01eFe8ETpvaejhg/djRL7aVXS5SZfyfcQJwtUs2iKBEZQrewR5svehLlIh8Od/H7F q6xg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=QnWCwxrTMgW1mz4snjFHtJgOXIbRG1V7g1/IrkHte6E=; b=AHNMbfRKuogI3ei73Uvmvyqg+xsDnfv2LUWmZUcBK86t1j5KCtvQm9+GKGeBeB6kaM R5+yicmy46748zfET34Zi4E6oVKmlqeqOC/wV7S2Pcg+ZNfMkM0fTFz94tj58R5la0fC ViKEmyfrUpBZwIJueV1XB1OEbRzgrfD4DkyZg+Kdi36owBLw/8ZObBSthIFgWNMegrjf OnFx14CDrVwtopwFwBmpibYIS9ki+nzntOmHzirzpcmBNTUKcj01loFnuVJ9xjjtMo75 jQu2jCGU6C2AmcHF2oENMGeg6qjWiUjgOSqCQhz+hDzGgOLzgn0ZgGGEChvCaCYE6DTr GD+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d14-v6si2188281plj.57.2018.06.20.01.31.25; Wed, 20 Jun 2018 01:31:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754562AbeFTI3z (ORCPT + 99 others); Wed, 20 Jun 2018 04:29:55 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:64736 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1754480AbeFTI3s (ORCPT ); Wed, 20 Jun 2018 04:29:48 -0400 X-UUID: e0f66d07bfe643909e59f08b248b3814-20180620 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 1360931560; Wed, 20 Jun 2018 16:19:44 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Wed, 20 Jun 2018 16:19:42 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Wed, 20 Jun 2018 16:19:43 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v7 13/29] drm/mediatek: add connection from RDMA0 to DPI0 Date: Wed, 20 Jun 2018 16:19:15 +0800 Message-ID: <1529482771-2153-14-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529482771-2153-1-git-send-email-stu.hsieh@mediatek.com> References: <1529482771-2153-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA0 to DPI0 Signed-off-by: Stu Hsieh Reviewed-by: CK Hu --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 5 +++++ 1 file changed, 5 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index 977df8facb79..3a3f37f523f2 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -29,6 +29,7 @@ #define DISP_REG_CONFIG_DISP_COLOR0_SEL_IN 0x084 #define DISP_REG_CONFIG_DISP_COLOR1_SEL_IN 0x088 #define DISP_REG_CONFIG_DPI_SEL_IN 0x0ac +#define DISP_REG_CONFIG_DISP_RDMA0_SOUT_EN 0x0c4 #define DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN 0x0c8 #define DISP_REG_CONFIG_MMSYS_CG_CON0 0x100 @@ -80,6 +81,7 @@ #define COLOR0_SEL_IN_OVL0 0x1 #define OVL1_MOUT_EN_COLOR1 0x1 #define GAMMA_MOUT_EN_RDMA1 0x1 +#define RDMA0_SOUT_DPI0 0x2 #define RDMA1_SOUT_DPI0 0x2 #define DPI0_SEL_IN_RDMA1 0x1 #define COLOR1_SEL_IN_OVL1 0x1 @@ -155,6 +157,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_OD1 && next == DDP_COMPONENT_RDMA1) { *addr = DISP_REG_CONFIG_DISP_OD_MOUT_EN; value = OD1_MOUT_EN_RDMA1; + } else if (cur == DDP_COMPONENT_RDMA0 && next == DDP_COMPONENT_DPI0) { + *addr = DISP_REG_CONFIG_DISP_RDMA0_SOUT_EN; + value = RDMA0_SOUT_DPI0; } else if (cur == DDP_COMPONENT_RDMA1 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DISP_RDMA1_SOUT_EN; value = RDMA1_SOUT_DPI0; -- 2.12.5