Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp513605imm; Wed, 20 Jun 2018 02:01:43 -0700 (PDT) X-Google-Smtp-Source: ADUXVKL8PmTkRlCVCzVqCrrPJGY7Zr/5fp4cDq/QGSAuzE2kMrXUFPYzSWt6FNqgM9YiOoBcOdEk X-Received: by 2002:a63:7781:: with SMTP id s123-v6mr18216196pgc.117.1529485303405; Wed, 20 Jun 2018 02:01:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529485303; cv=none; d=google.com; s=arc-20160816; b=CnFsTJE9nWH3ptNGEAjNFmkcjVeM3fPocVrIF7iNJ1kZHdD6YdFuYLMOvxPK1y51Up ckpcv5RyNqDPTFskj5gy5V0NJJpQLMbMbMt+lWLNnibWlsPPernLOGIqaCR+jXt38n8m uBxA0m2SVqhaPOS1kRDpWBegdhY3TGqtKz6kXxeCWynXjWiWwlzLklhxPUCu5dJFSklJ tJQMbhy8RVheAuwzCpD3q6IkgCRKZJ2oRJfPCsertpDmo2AZm3WDbNeojeKoNL00HBBO nPGQQhT0QqqtokJILbORLypVotVWh8y2NnpX963We7Q1mWkB0tZxSqibaA4bk5VwwazP YWxA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dmarc-filter:dkim-signature:dkim-signature :arc-authentication-results; bh=u5QDadJdKR0gToXD8edaUNS9VoPBDT1hY1uRYXF+5f0=; b=ErcAiMtnQj9vwPm6QzpBA4vNpNgUXVMgAteuhzXGiObL73ausJgPwl0G6G4itf4Uu8 QuRPDKdbvb2RM8OIYyq5uXLKN89kvV3aJujSK60dTZp5q8H+eMwQAS+oMLc39qtRd7U0 PxGpl8QGxosuq1pp7GkRfn+jNIzxIaE8zGsZy7JWqQa8aA1bHVtgUMnAxvnZvZAQwpg3 zmSjgJLAOhLwOIJqfJhVlM43Kf7ptOKMJ2ADHrgRbrQI8gZHQK+bVi5bHVlB+6zp7nJl gXH4boWzVcpjB0OAktYYQNprNfmadsQ/xn1OjGDvkkDlww1k0w3vIrOgsnAaI98Y/Bxe N93g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=iwVQbMV+; dkim=pass header.i=@codeaurora.org header.s=default header.b="Jh/iXYs3"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p22-v6si1580797pgv.236.2018.06.20.02.01.29; Wed, 20 Jun 2018 02:01:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=iwVQbMV+; dkim=pass header.i=@codeaurora.org header.s=default header.b="Jh/iXYs3"; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933072AbeFTI5g (ORCPT + 99 others); Wed, 20 Jun 2018 04:57:36 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:49586 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932858AbeFTIpC (ORCPT ); Wed, 20 Jun 2018 04:45:02 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 332BF60B62; Wed, 20 Jun 2018 07:28:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1529479694; bh=MdPAtPQdZttTiELGEaRalu6bDPUoaiIDUe8pyutvMXU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=iwVQbMV+VoPJADMDhy7y77xECWSki9o8qraV+awCFy3vXVjn8s5cJuCgTn+wIoPNr LcMKWvuH3hebRyVMkk0w6i7gb4ZrVediqrTK0NQKr8ubg6J4NDx1pKJTSXcT05h25u qv7rzSwamsYAfnZnsrq1mkk3uylZawORynSsEDnU= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-2.8 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from absahu-linux.qualcomm.com (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-SHA256 (128/128 bits)) (No client certificate requested) (Authenticated sender: absahu@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id E97E260B27; Wed, 20 Jun 2018 07:28:09 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1529479693; bh=MdPAtPQdZttTiELGEaRalu6bDPUoaiIDUe8pyutvMXU=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=Jh/iXYs3WvnU0z42B2k1qHjDN/6NN4+T+lC99G4ceDAPZ/hBu7q/eMfqBP8O3zRTX 8qJ4EYLaDqxhW0Y+tk2nPmNwgGGEWltVDX8J/2sdiCis1BENNtkqsx51fYNvIZ6pAN 52PcJ4h78Sl4t65nZRfMpUwjKp7EE1kRIvlgn6fo= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org E97E260B27 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=absahu@codeaurora.org From: Abhishek Sahu To: Boris Brezillon , Miquel Raynal Cc: David Woodhouse , Brian Norris , Marek Vasut , Richard Weinberger , linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, Andy Gross , Archit Taneja , Abhishek Sahu Subject: [PATCH v4 05/15] mtd: rawnand: qcom: use the ecc strength from device parameter Date: Wed, 20 Jun 2018 12:57:32 +0530 Message-Id: <1529479662-4026-6-git-send-email-absahu@codeaurora.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529479662-4026-1-git-send-email-absahu@codeaurora.org> References: <1529479662-4026-1-git-send-email-absahu@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Currently the driver uses the ECC strength specified in DT. The QPIC/EBI2 NAND supports 4 or 8-bit ECC correction. The same kind of board can have different NAND parts so use the ECC strength from device parameters if it is not specified in DT. Acked-by: Miquel Raynal Signed-off-by: Abhishek Sahu --- * Changes from v3: 1. Added parenthesis around (cwperpage * 4) * Changes from v2: 1. s/<< 2/* 4/ 2. Updated the cwperpage location 3. The block handling the ecc-step-size property has been removed in a previous patch * Changes from v1: 1. Removed the custom logic and used the helper fuction. drivers/mtd/nand/raw/qcom_nandc.c | 29 +++++++++++++++++++++-------- 1 file changed, 21 insertions(+), 8 deletions(-) diff --git a/drivers/mtd/nand/raw/qcom_nandc.c b/drivers/mtd/nand/raw/qcom_nandc.c index bf80a61..2375780 100644 --- a/drivers/mtd/nand/raw/qcom_nandc.c +++ b/drivers/mtd/nand/raw/qcom_nandc.c @@ -2315,19 +2315,39 @@ static int qcom_nand_ooblayout_free(struct mtd_info *mtd, int section, .free = qcom_nand_ooblayout_free, }; +static int +qcom_nandc_calc_ecc_bytes(int step_size, int strength) +{ + return strength == 4 ? 12 : 16; +} +NAND_ECC_CAPS_SINGLE(qcom_nandc_ecc_caps, qcom_nandc_calc_ecc_bytes, + NANDC_STEP_SIZE, 4, 8); + static int qcom_nand_host_setup(struct qcom_nand_host *host) { struct nand_chip *chip = &host->chip; struct mtd_info *mtd = nand_to_mtd(chip); struct nand_ecc_ctrl *ecc = &chip->ecc; struct qcom_nand_controller *nandc = get_qcom_nand_controller(chip); - int cwperpage, bad_block_byte; + int cwperpage, bad_block_byte, ret; bool wide_bus; int ecc_mode = 1; /* controller only supports 512 bytes data steps */ ecc->size = NANDC_STEP_SIZE; wide_bus = chip->options & NAND_BUSWIDTH_16 ? true : false; + cwperpage = mtd->writesize / NANDC_STEP_SIZE; + + /* + * Each CW has 4 available OOB bytes which will be protected with ECC + * so remaining bytes can be used for ECC. + */ + ret = nand_ecc_choose_conf(chip, &qcom_nandc_ecc_caps, + mtd->oobsize - (cwperpage * 4)); + if (ret) { + dev_err(nandc->dev, "No valid ECC settings possible\n"); + return ret; + } if (ecc->strength >= 8) { /* 8 bit ECC defaults to BCH ECC on all platforms */ @@ -2396,7 +2416,6 @@ static int qcom_nand_host_setup(struct qcom_nand_host *host) mtd_set_ooblayout(mtd, &qcom_nand_ooblayout_ops); - cwperpage = mtd->writesize / ecc->size; nandc->max_cwperpage = max_t(unsigned int, nandc->max_cwperpage, cwperpage); @@ -2412,12 +2431,6 @@ static int qcom_nand_host_setup(struct qcom_nand_host *host) * for 8 bit ECC */ host->cw_size = host->cw_data + ecc->bytes; - - if (ecc->bytes * (mtd->writesize / ecc->size) > mtd->oobsize) { - dev_err(nandc->dev, "ecc data doesn't fit in OOB area\n"); - return -EINVAL; - } - bad_block_byte = mtd->writesize - host->cw_size * (cwperpage - 1) + 1; host->cfg0 = (cwperpage - 1) << CW_PER_PAGE -- QUALCOMM INDIA, on behalf of Qualcomm Innovation Center, Inc. is a member of Code Aurora Forum, hosted by The Linux Foundation