Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp532228imm; Wed, 20 Jun 2018 02:23:39 -0700 (PDT) X-Google-Smtp-Source: ADUXVKI57JWRORhKk/SD3vGhJWnRapYyWUYCcniCVJvFA7ZoB1GFSy9TnN8b2rY6FbgwxgSTYrM8 X-Received: by 2002:a17:902:6bca:: with SMTP id m10-v6mr22938277plt.6.1529486619105; Wed, 20 Jun 2018 02:23:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529486619; cv=none; d=google.com; s=arc-20160816; b=F6Nb9hYMGXEOVGbVcH3Mmv0XqIKHSi3ICShRFJa7kFJTEfQQT1YhzR43PAj/EB7A+E pibyB3DQN9oZEnPHBxtEo8v18L5EwMCraIN0D31IWe/+vzsSOqtEcQurO0pKNnGxVt4p I2wm9VxQpaM4h4na2QgKyy8nSyp8wiR5bexO2G/BiUC/92X7DYMugWtfjq0aBZo7tHdd Zh5EwJ9IwCDsmIsvTd2MMq3a6rAPLYcRqA6/HWyLw6TNe7ZhwoQupJpmCgMAdL5uyPEl kfmY2Hqrxx23p/O3c26tST/d2hlpWkZUJSRz7IRQX16NXt97KiN9e/uEOjbOEXMO5FZk 6FBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=4dreGazPL3N4gXgMCh6gQDYjLD6qbBGO2RLOSZQsNfw=; b=yr3GMAAvHj2RaPkasATSOT/DHCskZbysR0HpaNQWceS7fUEecbCGBIlnlr/BgDeblq c6AHnPsxyUZmBX42qPA3SCJJOQA/TY27IboyE8MsOOJ0Ca+NcNhCQN6XZM1yg3CmC21l ixQfCEgnVA0dXGdJo+lRVbNERqN+4IuhkH+T7xijfIqEo6ICbGeUrY3buAMZVHm+eDPf +fPKu5vVTJcGJF7cmqxhzRVhD18kS3+RUr12ies9xjUfLW56IUn25j/klUZaVwS293zf 5IyLyRYE5UzlsYJImBr6j5BeLGAMYM34lzQvMWpqOAxud0GKj0ckGxih8ROIUFRIl0oz Iv1w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m13-v6si1597906pgv.271.2018.06.20.02.23.24; Wed, 20 Jun 2018 02:23:39 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932077AbeFTI35 (ORCPT + 99 others); Wed, 20 Jun 2018 04:29:57 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:23930 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1754474AbeFTI3s (ORCPT ); Wed, 20 Jun 2018 04:29:48 -0400 X-UUID: a6d6cd562bc345d3ab98e302c03a24e3-20180620 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 556875062; Wed, 20 Jun 2018 16:19:43 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n1.mediatek.inc (172.21.101.68) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Wed, 20 Jun 2018 16:19:41 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Wed, 20 Jun 2018 16:19:41 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v7 06/29] drm/mediatek: add ddp component PWM2 Date: Wed, 20 Jun 2018 16:19:08 +0800 Message-ID: <1529482771-2153-7-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529482771-2153-1-git-send-email-stu.hsieh@mediatek.com> References: <1529482771-2153-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add component PWM2 Signed-off-by: Stu Hsieh Reviewed-by: CK Hu --- drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c | 1 + drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h | 1 + 2 files changed, 2 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c index a5c7ac2d162d..86e8c9e5df41 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.c @@ -233,6 +233,7 @@ static const struct mtk_ddp_comp_match mtk_ddp_matches[DDP_COMPONENT_ID_MAX] = { [DDP_COMPONENT_OVL1] = { MTK_DISP_OVL, 1, NULL }, [DDP_COMPONENT_PWM0] = { MTK_DISP_PWM, 0, NULL }, [DDP_COMPONENT_PWM1] = { MTK_DISP_PWM, 1, NULL }, + [DDP_COMPONENT_PWM2] = { MTK_DISP_PWM, 2, NULL }, [DDP_COMPONENT_RDMA0] = { MTK_DISP_RDMA, 0, NULL }, [DDP_COMPONENT_RDMA1] = { MTK_DISP_RDMA, 1, NULL }, [DDP_COMPONENT_RDMA2] = { MTK_DISP_RDMA, 2, NULL }, diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h index 9b19fc4423f1..e00c2e798abd 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp_comp.h @@ -56,6 +56,7 @@ enum mtk_ddp_comp_id { DDP_COMPONENT_OVL1, DDP_COMPONENT_PWM0, DDP_COMPONENT_PWM1, + DDP_COMPONENT_PWM2, DDP_COMPONENT_RDMA0, DDP_COMPONENT_RDMA1, DDP_COMPONENT_RDMA2, -- 2.12.5