Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp535678imm; Wed, 20 Jun 2018 02:28:00 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJ33jtJ39JWnLYsmiCpt/XLvG/osR4QTiOYQpI/L7T8DaZY3NAM7wY2EqdTPdt6fj6oIrLX X-Received: by 2002:a62:bd03:: with SMTP id a3-v6mr21739654pff.138.1529486880933; Wed, 20 Jun 2018 02:28:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529486880; cv=none; d=google.com; s=arc-20160816; b=NOBOBq202egEEbIQzBbfKVLr50bemeYyG9sINdJXW2eODwkxuyl7Cu+t2DKbCYI7so HoJr3x6QIZt3BDtGcU9JqFcQjRYfR7v06z77hN2gNIrrJYuNj9H5Gkv7VWQu/XL2oI9X 51fDFJTUacrGLrlcTiAf8rDlFyQszOJkKIL+m0FkOkrO6bSGo2n5YaANoD1zdjWGNAbL ZvjLTgMk3XtEt7g62I1h8sbMuvLPgB6e9j+2CLYmZRMLSDA9Ll1n+gJL5CZYerQHAOv3 72eq+9QRNjinTu8Yl86yDeaLF2VIqXMVUep8tkSxbs9/GgRsHNNsV1fr6qCaPIFpVGNh NJyw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=UNrAygeb3lLpobjEBjcWO3FE9P76ZA0JQ0rtAxp7oo4=; b=XdgEJLu4mvryX9fZPGI3Hk/AKtnfBrKnx+kHrfqbXF40O7kVyngZDjS5SGEzW9LQN3 xZoTKW7KfCJl2Op6j0V/Z+pwn7feCltEGQbGuhkhriHdCgYVwbCMCnR5ORo+kFcZsMCg wZi6SuoCwCL+PiG6Kr2s1yZZodDQbt9ADpI0HRnMFQbS4Cl38lZQQtY/p0jnqluO/gcp 1neXbK01ZhX15i06LTC28drYHh4WR9R3V7ixwGTG809ORFgcudZTYBwASApntP+3h+SK SKFOY9w/W553ZrfZXbSR/3K5B92nvMXmS7fIL5GnZ6dihzKKYkfhWPQ6Ln+qHY6WHpLp iGsg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b1-v6si2025979plc.403.2018.06.20.02.27.47; Wed, 20 Jun 2018 02:28:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754253AbeFTJXh (ORCPT + 99 others); Wed, 20 Jun 2018 05:23:37 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:16664 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S1754097AbeFTI3z (ORCPT ); Wed, 20 Jun 2018 04:29:55 -0400 X-UUID: d39248c390cc4f3685bf39d5e615c511-20180620 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 579083786; Wed, 20 Jun 2018 16:19:48 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Wed, 20 Jun 2018 16:19:45 +0800 Received: from mtksdccf07.mediatek.inc (172.21.84.99) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Wed, 20 Jun 2018 16:19:46 +0800 From: Stu Hsieh To: CK Hu , Philipp Zabel CC: David Airlie , Rob Herring , Mark Rutland , Matthias Brugger , , , , , , , Stu Hsieh Subject: [PATCH v7 21/29] drm/mediatek: add connection from RDMA2 to DPI1 Date: Wed, 20 Jun 2018 16:19:23 +0800 Message-ID: <1529482771-2153-22-git-send-email-stu.hsieh@mediatek.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1529482771-2153-1-git-send-email-stu.hsieh@mediatek.com> References: <1529482771-2153-1-git-send-email-stu.hsieh@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch add the connection from RDMA2 to DPI1 Signed-off-by: Stu Hsieh Reviewed-by: CK Hu --- drivers/gpu/drm/mediatek/mtk_drm_ddp.c | 8 ++++++++ 1 file changed, 8 insertions(+) diff --git a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c index c88742a6c2b9..a4b418302f32 100644 --- a/drivers/gpu/drm/mediatek/mtk_drm_ddp.c +++ b/drivers/gpu/drm/mediatek/mtk_drm_ddp.c @@ -93,9 +93,11 @@ #define RDMA1_SOUT_DSI2 0x4 #define RDMA1_SOUT_DSI3 0x5 #define RDMA2_SOUT_DPI0 0x2 +#define RDMA2_SOUT_DPI1 0x3 #define DPI0_SEL_IN_RDMA1 0x1 #define DPI0_SEL_IN_RDMA2 0x3 #define DPI1_SEL_IN_RDMA1 (0x1 << 8) +#define DPI1_SEL_IN_RDMA2 (0x3 << 8) #define DSI1_SEL_IN_RDMA1 0x1 #define DSI2_SEL_IN_RDMA1 (0x1 << 16) #define DSI3_SEL_IN_RDMA1 (0x1 << 16) @@ -199,6 +201,9 @@ static unsigned int mtk_ddp_mout_en(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; value = RDMA2_SOUT_DPI0; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { + *addr = DISP_REG_CONFIG_DISP_RDMA2_SOUT; + value = RDMA2_SOUT_DPI1; } else { value = 0; } @@ -233,6 +238,9 @@ static unsigned int mtk_ddp_sel_in(enum mtk_ddp_comp_id cur, } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI0) { *addr = DISP_REG_CONFIG_DPI_SEL_IN; value = DPI0_SEL_IN_RDMA2; + } else if (cur == DDP_COMPONENT_RDMA2 && next == DDP_COMPONENT_DPI1) { + *addr = DISP_REG_CONFIG_DPI_SEL_IN; + value = DPI1_SEL_IN_RDMA2; } else if (cur == DDP_COMPONENT_OVL1 && next == DDP_COMPONENT_COLOR1) { *addr = DISP_REG_CONFIG_DISP_COLOR1_SEL_IN; value = COLOR1_SEL_IN_OVL1; -- 2.12.5