Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp1686274imm; Thu, 21 Jun 2018 00:28:27 -0700 (PDT) X-Google-Smtp-Source: ADUXVKKj8nIStYvwDKMGmPjJdOFXloFqfDfN5PtDxnR24mJKBU1nrfxgaXQFaFbvkQO9GPs9OJiw X-Received: by 2002:a17:902:988f:: with SMTP id s15-v6mr27329187plp.95.1529566107647; Thu, 21 Jun 2018 00:28:27 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529566107; cv=none; d=google.com; s=arc-20160816; b=cywlPPmRzI1Tl4WetMdddPhqejNCraQ3nHN2Nl0XaePvOHm59Zc08DKmPE6WBIMH+E x8VONgxWO4gbZnjF9rk7X1E0MT0aXZSoY8UNRTswNcGLdoX+eQhBuNzY4hl/3REj4v6b VxGfTEHHWSM5AA1r5MrioiZFIxxVIYVj2v1LlmetTaQNNNerNI1xosqq7VDG6zPT/mQj U1FqFZoSI4FKbGv1/k3H7YG1yLPuTU3hO8V++YbX7cN//iQlaT6YUxy4yrZ4jZIsqHXC /50AzYu7IHmnpPU/BmL5j66Zz6WbgMMWhE0I6oTp8ZcKQYka3wh9c78LBHwCB+GpyrcP W2Dg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:arc-authentication-results; bh=QwbqXYrZWqIya2Gzf22kTbN2/yU9daUIbEgHERQQ0F4=; b=geoekEQLD05rkabO4u2e4+SlBmluxVNbwhtR68aIvo05ZzGtNrZwcA1QOLcimw7nK2 f3hoANEazkoFZUpk76RsmFqpTd60l8AXomLpT/w/mpvbeT9StY4it0/PpVagTi51GqCb NPWclxMaNNf45liLjHNkqlqAXsQNBdGHsERb72mIcwmsGoIicyCyEkrD8xe4P6xxYJiK viWwa6wMSJkb0CzAJEg9m7HgVdurn6hcPHHe9bUamE+wGJSDqM2sK2h7Bu6XlLNlsviT HdR1A8X52VS3l1WUiml0S/4+XJFv0FvHeKhrtXWAyvmoyJf3RxsXtlZQFUR43RuQp7w6 AAZA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t4-v6si3318623pgp.594.2018.06.21.00.28.13; Thu, 21 Jun 2018 00:28:27 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754339AbeFUH0C (ORCPT + 99 others); Thu, 21 Jun 2018 03:26:02 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:38326 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1754166AbeFUH0A (ORCPT ); Thu, 21 Jun 2018 03:26:00 -0400 Received: from pps.filterd (m0046661.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w5L7O2lL027081; Thu, 21 Jun 2018 09:25:23 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2jqqgqbpv5-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 21 Jun 2018 09:25:23 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id BCC8C34; Thu, 21 Jun 2018 07:25:19 +0000 (GMT) Received: from Webmail-eu.st.com (sfhdag6node1.st.com [10.75.127.16]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 9737E1647; Thu, 21 Jun 2018 07:25:19 +0000 (GMT) Received: from [10.48.0.237] (10.75.127.46) by SFHDAG6NODE1.st.com (10.75.127.16) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 21 Jun 2018 09:25:18 +0200 Subject: Re: [PATCH V3 1/3] watchdog: stm32: add pclk feature for stm32mp1 To: Rob Herring CC: Wim Van Sebroeck , Guenter Roeck , Maxime Coquelin , Alexandre Torgue , , , , References: <1529502698-13263-1-git-send-email-ludovic.Barre@st.com> <1529502698-13263-2-git-send-email-ludovic.Barre@st.com> <20180620191409.GA29934@rob-hp-laptop> From: Ludovic BARRE Message-ID: <618bcde6-0a41-9341-c55c-6e1d0ee8e51d@st.com> Date: Thu, 21 Jun 2018 09:25:18 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 MIME-Version: 1.0 In-Reply-To: <20180620191409.GA29934@rob-hp-laptop> Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit X-Originating-IP: [10.75.127.46] X-ClientProxiedBy: SFHDAG6NODE2.st.com (10.75.127.17) To SFHDAG6NODE1.st.com (10.75.127.16) X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-06-21_02:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 06/20/2018 09:14 PM, Rob Herring wrote: > On Wed, Jun 20, 2018 at 03:51:36PM +0200, Ludovic Barre wrote: >> From: Ludovic Barre >> >> This patch adds config data to manage specific properties by >> compatible. Adds stm32mp1 config which requires pclk clock. >> >> Signed-off-by: Ludovic Barre >> --- >> .../devicetree/bindings/watchdog/st,stm32-iwdg.txt | 21 +++- > > Please split bindings to separate patch. OK > >> drivers/watchdog/stm32_iwdg.c | 116 +++++++++++++-------- >> 2 files changed, 91 insertions(+), 46 deletions(-) >> >> diff --git a/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt b/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt >> index cc13b10a..f07f6d89 100644 >> --- a/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt >> +++ b/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt >> @@ -2,18 +2,31 @@ STM32 Independent WatchDoG (IWDG) >> --------------------------------- >> >> Required properties: >> -- compatible: "st,stm32-iwdg" >> -- reg: physical base address and length of the registers set for the device >> -- clocks: must contain a single entry describing the clock input >> +- compatible: Should be either "st,stm32-iwdg" or "st,stm32mp1-iwdg" > > Please format one per line. OK > >> +- reg: Physical base address and length of the registers set for the device >> +- clocks: Reference to the clock entry lsi. Additional pclk clock entry >> + is required only for st,stm32mp1-iwdg. >> +- clock-names: Name of the clocks used. >> + "lsi" for st,stm32-iwdg >> + "pclk", "lsi" for st,stm32mp1-iwdg > > Put lsi 1st so it is always index 0. OK > >> >> Optional Properties: >> - timeout-sec: Watchdog timeout value in seconds. >> >> -Example: >> +Examples: >> >> iwdg: watchdog@40003000 { >> compatible = "st,stm32-iwdg"; >> reg = <0x40003000 0x400>; >> clocks = <&clk_lsi>; >> + clock-names = "lsi"; >> + timeout-sec = <32>; >> +}; >> + >> +iwdg: iwdg@5a002000 { > > watchdog@... sorry, I forget this occurrence. > > Do we really need 2 example just to show 2 clocks? No, I could keep only one > >> + compatible = "st,stm32mp1-iwdg"; >> + reg = <0x5a002000 0x400>; >> + clocks = <&rcc IWDG2>, <&clk_lsi>; >> + clock-names = "pclk", "lsi"; >> timeout-sec = <32>; >> };