Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp1764753imm; Thu, 21 Jun 2018 01:53:23 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJ0yz/mbCiyWLeA4K4V+2VBvn7zABar+0hQCI2ZjphH2IJ3pnLmO/yuzHmDs4JFFKuLF/6Z X-Received: by 2002:a63:a502:: with SMTP id n2-v6mr1318625pgf.263.1529571203838; Thu, 21 Jun 2018 01:53:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529571203; cv=none; d=google.com; s=arc-20160816; b=wK8lzeBG+hRhT/gL8Wj3re7fywHw3Evmd2m3l9CAz/0Ej0GA99KyNLVlSXs/qpZSY7 hm2N9evuxshdjnMqbBZeDeKAljzeQUC4NoaGcAh4gjLKT04Y+h6oUY/x+pZC6JnZxVkU +D8+uOeuKC0ihJxzNEh5X3o4A1OP0HEQrscH6WfwM57AB8LcyEnm9Tl+20RnW6U5nspI 6/iLL++kc5yygOMSM/dv93MfMuNCpU29GWBmU/fIFxxktIgYSEPZyD3ucFs6/DBUts+v zw23agNaEpfyBw3+5DTBzEAFcizXwCOizqdibjBVtYHWo+LHyKK04n0hTtbAzOZJKOWG TF6w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:thread-index:content-language :content-transfer-encoding:mime-version:message-id:date:subject :in-reply-to:references:cc:to:from:dmarc-filter:dkim-signature :dkim-signature:arc-authentication-results; bh=NAKNJYzH9EPJv+viK54ND3Jl2RJOA+mJguVwDV6RED4=; b=JOu/BNbXZFLKojvKtr4jM9PrDXb4M40rfCd0KWKx5zPuZdlFHGIKBINPcotEecB1MV n8UcSEpJHIuYR47QwYBuZ+1RCO2U630iXQ43wQ4hAzgkzUDJIMQO06GWAsfSM4bndOIy fkyNRGROlX8+Va0Vowt7xRmn4jwqqsdRU8Ta5OcRjdwDo6ci2ZsXCRlZYPhjRFacah7D btB5lLZyhfSwTW2/nGoTEovvLpNE2Wk4gEjrn2Zd99GGdB8oyQ/vCixv/x444atkaGuN P0SHhkD4kPWOabpSuD2XDZNW8jlLZ1+BZCpnE1Y+QyxsJXt+wAvr2R7mQKiy05fSaE4+ 0HNw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=LllX5Gib; dkim=pass header.i=@codeaurora.org header.s=default header.b=gc6raYn7; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l138-v6si4234116pfd.355.2018.06.21.01.53.07; Thu, 21 Jun 2018 01:53:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@codeaurora.org header.s=default header.b=LllX5Gib; dkim=pass header.i=@codeaurora.org header.s=default header.b=gc6raYn7; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754177AbeFUIwT (ORCPT + 99 others); Thu, 21 Jun 2018 04:52:19 -0400 Received: from smtp.codeaurora.org ([198.145.29.96]:41742 "EHLO smtp.codeaurora.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751150AbeFUIwP (ORCPT ); Thu, 21 Jun 2018 04:52:15 -0400 Received: by smtp.codeaurora.org (Postfix, from userid 1000) id 701A7605FD; Thu, 21 Jun 2018 08:52:14 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1529571134; bh=SKV0O72bzdriqMn3wR6R5sUJwczIFmysHbz/HYa//Qk=; h=From:To:Cc:References:In-Reply-To:Subject:Date:From; b=LllX5Gib7anYzR1Q/u9UnHyNEgtD8yohQ2HNzRurSBhrMHQJ1Du0I50j7ox/vi7HM cBaLDjXt9+/3m3S9lqxhu5eoZY1Znulgituv5Txn6LKjRmE6W1quhYk7FzXUp8c5EX Dh5v1oHF6XmwnlFMpZ1yVz1Kn5xyLGo5bQLfL6Mw= X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on pdx-caf-mail.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-0.6 required=2.0 tests=ALL_TRUSTED,BAYES_00, DKIM_SIGNED,TVD_RCVD_SINGLE,T_DKIM_INVALID autolearn=no autolearn_force=no version=3.4.0 Received: from SAYALIL (blr-c-bdr-fw-01_globalnat_allzones-outside.qualcomm.com [103.229.19.19]) (using TLSv1 with cipher ECDHE-RSA-AES256-SHA (256/256 bits)) (No client certificate requested) (Authenticated sender: sayalil@smtp.codeaurora.org) by smtp.codeaurora.org (Postfix) with ESMTPSA id 6E714604A6; Thu, 21 Jun 2018 08:52:08 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=codeaurora.org; s=default; t=1529571133; bh=SKV0O72bzdriqMn3wR6R5sUJwczIFmysHbz/HYa//Qk=; h=From:To:Cc:References:In-Reply-To:Subject:Date:From; b=gc6raYn7NJx2XvWaXAwmFDscVGRO7dqyprsXos4Pi35wVAwup+VmAKil1IpDvOjD8 uRO5O8bHISkFYu7GhVF06McMsc5BmTlgerCewl92aI55ibSGcxYJxg/vybotpAs6pQ wMHGGoFLSgYWwmxa81U6ilue4lEacNwFQ+VlXVgw= DMARC-Filter: OpenDMARC Filter v1.3.2 smtp.codeaurora.org 6E714604A6 Authentication-Results: pdx-caf-mail.web.codeaurora.org; dmarc=none (p=none dis=none) header.from=codeaurora.org Authentication-Results: pdx-caf-mail.web.codeaurora.org; spf=none smtp.mailfrom=sayalil@codeaurora.org From: "sayali" To: "'Rob Herring'" Cc: "'Subhash Jadavani'" , "'Can Guo'" , "'Vivek Gautam'" , "'Rajendra Nayak'" , "'Vinayak Holikatti'" , "'James E.J. Bottomley'" , "'Martin K. Petersen'" , , "'Evan Green'" , , "'Mark Rutland'" , "'Mathieu Malaterre'" , "'open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS'" , "'open list'" References: <1528455990-24572-1-git-send-email-sayalil@codeaurora.org> <1528455990-24572-2-git-send-email-sayalil@codeaurora.org> <20180612192636.GA31725@rob-hp-laptop> <000101d403d3$87210d20$95632760$@codeaurora.org> In-Reply-To: Subject: RE: [PATCH V2 1/3] scsi: ufs: set the device reference clock setting Date: Thu, 21 Jun 2018 14:22:04 +0530 Message-ID: <002401d4093d$256fdc90$704f95b0$@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: quoted-printable X-Mailer: Microsoft Outlook 16.0 Content-Language: en-us Thread-Index: AQH7CPwp+aWAYn25mLDVi5cVOXIbUwKfFWNnAa5me4UBWUrqIAIeT08zo94+ZOA= Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Rob, Please check my comment inline. Thanks, Sayali -----Original Message----- From: Rob Herring [mailto:robh@kernel.org]=20 Sent: Thursday, June 14, 2018 7:59 PM To: sayali Cc: Subhash Jadavani ; Can Guo = ; Vivek Gautam ; = Rajendra Nayak ; Vinayak Holikatti = ; James E.J. Bottomley = ; Martin K. Petersen = ; asutoshd@codeaurora.org; Evan Green = ; linux-scsi@vger.kernel.org; Mark Rutland = ; Mathieu Malaterre ; open = list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS = ; open list Subject: Re: [PATCH V2 1/3] scsi: ufs: set the device reference clock = setting On Thu, Jun 14, 2018 at 5:33 AM, sayali wrote: > Comment inline. > > Thanks, > Sayali > -----Original Message----- > From: Rob Herring [mailto:robh@kernel.org] > Sent: Wednesday, June 13, 2018 12:57 AM > To: Sayali Lokhande > Cc: subhashj@codeaurora.org; cang@codeaurora.org;=20 > vivek.gautam@codeaurora.org; rnayak@codeaurora.org;=20 > vinholikatti@gmail.com; jejb@linux.vnet.ibm.com;=20 > martin.petersen@oracle.com; asutoshd@codeaurora.org;=20 > evgreen@chromium.org; linux-scsi@vger.kernel.org; Mark Rutland=20 > ; Mathieu Malaterre ; open=20 > list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS=20 > ; open list > Subject: Re: [PATCH V2 1/3] scsi: ufs: set the device reference clock=20 > setting > > On Fri, Jun 08, 2018 at 04:36:28PM +0530, Sayali Lokhande wrote: >> From: Subhash Jadavani >> >> UFS host supplies the reference clock to UFS device and UFS device=20 >> specification allows host to provide one of the 4 frequencies (19.2=20 >> MHz, >> 26 MHz, 38.4 MHz, 52 MHz) for reference clock. Host should set the=20 >> device reference clock frequency setting in the device based on what=20 >> frequency it is supplying to UFS device. >> >> Signed-off-by: Subhash Jadavani >> Signed-off-by: Can Guo >> Signed-off-by: Sayali Lokhande >> --- >> .../devicetree/bindings/ufs/ufshcd-pltfrm.txt | 7 +++ >> drivers/scsi/ufs/ufs.h | 9 ++++ >> drivers/scsi/ufs/ufshcd-pltfrm.c | 24 ++++++++++ >> drivers/scsi/ufs/ufshcd.c | 52 > ++++++++++++++++++++++ >> drivers/scsi/ufs/ufshcd.h | 1 + >> 5 files changed, 93 insertions(+) >> >> diff --git a/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt >> b/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt >> index c39dfef..4522434 100644 >> --- a/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt >> +++ b/Documentation/devicetree/bindings/ufs/ufshcd-pltfrm.txt >> @@ -41,6 +41,12 @@ Optional properties: >> -lanes-per-direction : number of lanes available per direction -=20 >> either 1 > or 2. >> Note that it is assume same number of lanes=20 >> is > used both >> directions at once. If not specified, default = >> is 2 > lanes per direction. >> +- dev-ref-clk-freq : Specify the device reference clock frequency, = must > be one of the following: >> + 0: 19.2 MHz >> + 1: 26 MHz >> + 2: 38.4 MHz >> + 3: 52 MHz >> + Defaults to 26 MHz if not specified. > > I must have misunderstood your last response. I thought you could=20 > handle things without DT. If not, my question remains. > [Sayali]: Ref clk frequency setting could vary from=20 > platfrom-to-platform(vendor specific). Hence we need to pass it via = DT. > Currently in DT we do not set/mention any ref clk frequency=20 > parameter. Hence I have added one new DT entry to configure > required ref clk freq. The clocks property contains "ref_clk". Is that not the same clock? Why can't you read what that frequency is? Or you need to be able to = change it to a specific frequency? These all look like typical = oscillator frequencies, so I wouldn't expect you could change them = (other than divide by 2 maybe). [Sayali] : It is the same "ref_clk", but we need to be able to change it = to a specific frequency as per requirement. Thus, we need new DT entry = to specify/override reference clock frequency as per need. Rob