Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp1775248imm; Thu, 21 Jun 2018 02:05:34 -0700 (PDT) X-Google-Smtp-Source: ADUXVKJBzmvMIWt+gZer7ED4zqKboj6RJoLdrhLCKRxKq8CaoJcFI8stS1qS18vccDhBBzPPw4Px X-Received: by 2002:a17:902:981:: with SMTP id 1-v6mr27798035pln.11.1529571934396; Thu, 21 Jun 2018 02:05:34 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529571934; cv=none; d=google.com; s=arc-20160816; b=TpkMqbVK98IpYRY8/MH2dEfe3r0U+aWaAhZrzJHtCyZyJfwMX3I6g0tk6UU3NOwW/A fT5uUTyxpo8CiJ1q2+pDN3L/POV3U4nT9I//jGnqDuEBYcRG9bUN4dNXkuzkfAdEDp2G 9Sk4I8RheLYRFhYgaS2BPH/njdo+N7gvDD23FYionAKaB3IUrd2bJBNu54QK4S6NcoG3 hnW7uT0b6k001Da3l8UsBtoEFgjo8yLfjoTqZlZxrxoy8Zrn3iQFhqS9pbAny7wucLyJ Dq+o/ADsKxYsNH4wekx4q+GFS1DL3yXOcReYM6AhGdV2ZnEatb8Z5RiU0ygHb/koi1HP MEZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=+P78yFyi1oj93hywUg0nv2QtHX83aUHAIqP/fPzUG+U=; b=Xm+ZpFWpNfKCCZeQb1NaI84DuBSHE5ftc4gbenXoyXFyh5fF8lbNiLgIO+rbs7caa0 BSXkRZb2/p6w2jsl0R0HJZnl6u64ioEzPZiXpJhRdyWYXQV6aIyj0uNJzLn3vUogxIlb OLrX29G07jAdL9JWuxKnAkrqpuM1HqrtvlN2y2UG/9U+UgTVhPbg8QLk2qfBdl4olQc8 fjK4MGfy/prS/tACntHt5i4InmLF8gPwmOCpFBEXhH7I09S7upNyeT/O2kFZl/0s+sZ8 301chaZnTUKLJUZIop8y92CzJ2bH43Sew7ABW4gROFiihvIHvRdMMvtrS0Bv3aZ3AiXP J0/w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d203-v6si4606478pfd.182.2018.06.21.02.05.20; Thu, 21 Jun 2018 02:05:34 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932743AbeFUJDn (ORCPT + 99 others); Thu, 21 Jun 2018 05:03:43 -0400 Received: from mx08-00178001.pphosted.com ([91.207.212.93]:3535 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1754378AbeFUJDM (ORCPT ); Thu, 21 Jun 2018 05:03:12 -0400 Received: from pps.filterd (m0046660.ppops.net [127.0.0.1]) by mx08-.pphosted.com (8.16.0.21/8.16.0.21) with SMTP id w5L8wfl5022359; Thu, 21 Jun 2018 11:02:27 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx08-00178001.pphosted.com with ESMTP id 2jqq71v8us-1 (version=TLSv1 cipher=ECDHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 21 Jun 2018 11:02:27 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 0C0233A; Thu, 21 Jun 2018 09:02:27 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas21.st.com [10.75.90.44]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id DD4572652; Thu, 21 Jun 2018 09:02:26 +0000 (GMT) Received: from SAFEX1HUBCAS24.st.com (10.75.90.94) by SAFEX1HUBCAS21.st.com (10.75.90.44) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 21 Jun 2018 11:02:27 +0200 Received: from lmecxl0923.lme.st.com (10.48.0.237) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.361.1; Thu, 21 Jun 2018 11:02:25 +0200 From: Ludovic Barre To: Wim Van Sebroeck , Guenter Roeck , Rob Herring CC: Maxime Coquelin , Alexandre Torgue , , , , , Ludovic Barre Subject: [PATCH V4 1/4] dt-bindings: watchdog: add stm32mp1 support Date: Thu, 21 Jun 2018 11:02:14 +0200 Message-ID: <1529571737-3552-2-git-send-email-ludovic.Barre@st.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1529571737-3552-1-git-send-email-ludovic.Barre@st.com> References: <1529571737-3552-1-git-send-email-ludovic.Barre@st.com> MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.48.0.237] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10434:,, definitions=2018-06-21_03:,, signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ludovic Barre This patch adds support of stm32mp1. stm32mp1 requires 2 clocks lsi and pclk. Signed-off-by: Ludovic Barre --- .../devicetree/bindings/watchdog/st,stm32-iwdg.txt | 13 ++++++++++--- 1 file changed, 10 insertions(+), 3 deletions(-) diff --git a/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt b/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt index cc13b10a..d8f4430 100644 --- a/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt +++ b/Documentation/devicetree/bindings/watchdog/st,stm32-iwdg.txt @@ -2,9 +2,15 @@ STM32 Independent WatchDoG (IWDG) --------------------------------- Required properties: -- compatible: "st,stm32-iwdg" -- reg: physical base address and length of the registers set for the device -- clocks: must contain a single entry describing the clock input +- compatible: Should be either: + - "st,stm32-iwdg" + - "st,stm32mp1-iwdg" +- reg: Physical base address and length of the registers set for the device +- clocks: Reference to the clock entry lsi. Additional pclk clock entry + is required only for st,stm32mp1-iwdg. +- clock-names: Name of the clocks used. + "lsi" for st,stm32-iwdg + "lsi", "pclk" for st,stm32mp1-iwdg Optional Properties: - timeout-sec: Watchdog timeout value in seconds. @@ -15,5 +21,6 @@ iwdg: watchdog@40003000 { compatible = "st,stm32-iwdg"; reg = <0x40003000 0x400>; clocks = <&clk_lsi>; + clock-names = "lsi"; timeout-sec = <32>; }; -- 2.7.4