Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp3210495imm; Sun, 24 Jun 2018 14:30:02 -0700 (PDT) X-Google-Smtp-Source: ADUXVKLdY+ll8fwXU3SI1S6TYPp8AzK/Kyg6NshywMPWVkjKGMt0o8C3htLoqKbN/gkU9GSKZcel X-Received: by 2002:a63:735d:: with SMTP id d29-v6mr5033392pgn.156.1529875802514; Sun, 24 Jun 2018 14:30:02 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1529875802; cv=none; d=google.com; s=arc-20160816; b=sYpkrSwCQveL5vLPCKq+pX8KinFMCIWKxFPwfQjZ9ZM/q85DoREQ5IDHfwwnViIfTw GspXXBjUI5lbabQymJl608q7Etyiidh4A5menw+4f49zn9JuB92j2f5WcAum0D8GpAml G7KIKjm4rqU7LpEF/M4JbnuVA74r4vqTE8L4Hcl6ep4eW+3cWXNib7raRoAiXi+5n2cU IYSzwdyozC8r3STTQTItPdvL2uBIZhsLH1RAgKwnfkZGUqqUwCBlrueQ/OrHqzMh9CJS Tzou42PZbDl4fxkIdyz5nniGAfmeCUr35jTEQgep9hauGaJScpBWU0qyuDeifSI0K78c qP0Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=S63NkXwQVl33idNQHAtaRdcC+s/xskq6Tn0rTZ69+lM=; b=AOsqChXRCJEbPM/EtjGFA3Aani1Jur9uUy7rJJPyzgr+xO0hs2/tcSZ1ME84LDjMWX oCaegBiHSuDRamOkyvnkBakDsYffwRMXIg83AoytVy4S/9liGWKlWWlkwjaOjZHzCVZ9 uTsP6xtp0W0r+U8pa/y+oT4V4n/R++PYOldL5T05F4qtjNErjBAghhsj5ylfuB4D42Kf 2V8orrWTEUzXdaAIGFJC4DlCZrZAZ1TnLFaX9FdHCuC0Syq8/TMIYNNX81TXk5jRpTpl lEeTqZEwtDM2qbAjQQR3Dytx3RMbvulE7ixr8tpfkoSsKiOymqSLntTHQsnH2DwsAmdB Z1PQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@agner.ch header.s=dkim header.b=wEk8XAgK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v18-v6si12519755plo.285.2018.06.24.14.29.48; Sun, 24 Jun 2018 14:30:02 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@agner.ch header.s=dkim header.b=wEk8XAgK; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752151AbeFXV1g (ORCPT + 99 others); Sun, 24 Jun 2018 17:27:36 -0400 Received: from mail.kmu-office.ch ([178.209.48.109]:37166 "EHLO mail.kmu-office.ch" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751834AbeFXV1b (ORCPT ); Sun, 24 Jun 2018 17:27:31 -0400 Received: from trochilidae.lan (unknown [IPv6:2a02:169:34d6:10::3]) by mail.kmu-office.ch (Postfix) with ESMTPSA id CB8C45C1C11; Sun, 24 Jun 2018 23:27:29 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=agner.ch; s=dkim; t=1529875649; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:content-type:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=S63NkXwQVl33idNQHAtaRdcC+s/xskq6Tn0rTZ69+lM=; b=wEk8XAgKT8gDCP/q7chtxVqDu+/PjJYU/iHapdlfSDDbL2xTt1B3SoyssTi9VE7cGE89PH 3vND7qaqK8ZmLFAwayJexMk6smWKRWMfZIO+AHHKhgvYp1gtlrwvCOiuTaaZJ+ICmt4r2c vJIcUKq8vgB+OmQcwER+A5Qs9c1ZgFg= From: Stefan Agner To: boris.brezillon@bootlin.com, dwmw2@infradead.org, computersforpeace@gmail.com, marek.vasut@gmail.com, robh+dt@kernel.org, mark.rutland@arm.com, thierry.reding@gmail.com Cc: dev@lynxeye.de, miquel.raynal@bootlin.com, richard@nod.at, marcel@ziswiler.com, krzk@kernel.org, digetx@gmail.com, benjamin.lindqvist@endian.se, jonathanh@nvidia.com, pdeschrijver@nvidia.com, pgaikwad@nvidia.com, mirza.krak@gmail.com, gaireg@gaireg.de, linux-mtd@lists.infradead.org, linux-tegra@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Stefan Agner Subject: [PATCH v8 2/6] mtd: rawnand: add an option to specify NAND chip as a boot device Date: Sun, 24 Jun 2018 23:27:23 +0200 Message-Id: <20180624212727.21672-3-stefan@agner.ch> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180624212727.21672-1-stefan@agner.ch> References: <20180624212727.21672-1-stefan@agner.ch> X-Spamd-Result: default: False [-2.10 / 15.00]; TO_MATCH_ENVRCPT_ALL(0.00)[]; RCPT_COUNT_TWELVE(0.00)[24]; BAYES_HAM(-3.00)[100.00%]; TAGGED_RCPT(0.00)[dt]; MIME_GOOD(-0.10)[text/plain]; FROM_HAS_DN(0.00)[]; FROM_EQ_ENVFROM(0.00)[]; DKIM_SIGNED(0.00)[]; TO_DN_SOME(0.00)[]; RCVD_COUNT_ZERO(0.00)[0]; MID_CONTAINS_FROM(1.00)[]; ASN(0.00)[asn:13030, ipnet:2a02:169::/32, country:CH]; RCVD_TLS_ALL(0.00)[]; ARC_NA(0.00)[] Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Allow to define a NAND chip as a boot device. This can be helpful for the selection of the ECC algorithm and strength in case the boot ROM supports only a subset of controller provided options. Signed-off-by: Stefan Agner Reviewed-by: Boris Brezillon --- Documentation/devicetree/bindings/mtd/nand.txt | 4 ++++ drivers/mtd/nand/raw/nand_base.c | 3 +++ include/linux/mtd/rawnand.h | 6 ++++++ 3 files changed, 13 insertions(+) diff --git a/Documentation/devicetree/bindings/mtd/nand.txt b/Documentation/devicetree/bindings/mtd/nand.txt index eaef8c657aa5c..e949c778e9837 100644 --- a/Documentation/devicetree/bindings/mtd/nand.txt +++ b/Documentation/devicetree/bindings/mtd/nand.txt @@ -43,6 +43,10 @@ Optional NAND chip properties: This is particularly useful when only the in-band area is used by the upper layers, and you want to make your NAND as reliable as possible. +- nand-is-boot-medium: Whether the NAND chip is a boot medium. Drivers might use + this information to select ECC algorithms supported by + the boot ROM or similar restrictions. + - nand-rb: shall contain the native Ready/Busy ids. The ECC strength and ECC step size properties define the correction capability diff --git a/drivers/mtd/nand/raw/nand_base.c b/drivers/mtd/nand/raw/nand_base.c index 47e9cb9063da4..e70bf328c64e4 100644 --- a/drivers/mtd/nand/raw/nand_base.c +++ b/drivers/mtd/nand/raw/nand_base.c @@ -5859,6 +5859,9 @@ static int nand_dt_init(struct nand_chip *chip) if (of_get_nand_bus_width(dn) == 16) chip->options |= NAND_BUSWIDTH_16; + if (of_property_read_bool(dn, "nand-is-boot-medium")) + chip->options |= NAND_IS_BOOT_MEDIUM; + if (of_get_nand_on_flash_bbt(dn)) chip->bbt_options |= NAND_BBT_USE_FLASH; diff --git a/include/linux/mtd/rawnand.h b/include/linux/mtd/rawnand.h index 2d9cb7acbc3d8..80aeeca03f36b 100644 --- a/include/linux/mtd/rawnand.h +++ b/include/linux/mtd/rawnand.h @@ -219,6 +219,12 @@ enum nand_ecc_algo { */ #define NAND_WAIT_TCCS 0x00200000 +/* + * Whether the NAND chip is a boot medium. Drivers might use this information + * to select ECC algorithms supported by the boot ROM or similar restrictions. + */ +#define NAND_IS_BOOT_MEDIUM 0x00400000 + /* Options set by nand scan */ /* Nand scan has allocated controller struct */ #define NAND_CONTROLLER_ALLOC 0x80000000 -- 2.17.1