Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp5836286imm; Tue, 26 Jun 2018 19:58:48 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfzuvA0pvU/sBheCkCAOX7NC1XWTuBwAZ2tqkaY44FqCjAWUwYxn62/VU8Q7a2zmRHgZ1RG X-Received: by 2002:a63:c312:: with SMTP id c18-v6mr136868pgd.449.1530068328911; Tue, 26 Jun 2018 19:58:48 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530068328; cv=none; d=google.com; s=arc-20160816; b=dPjF+J87H3JH4rrryqRKe7Wgo1B1xWxt2phdRNsEs2eH6q9NdkrYFFzkZpzSFjXMBQ 1LccM9eY8khRjRY78dzrK5nuU/BECghP7pRS5pZNwMMxvRKe/40SZZazMLDOVqROtqpu 3KxbRrq3BJ5IkwGmwelVrQc5JNdVh76AYmJuHhtrjKJ8a54GYjXzNOob401uCkniUXUj TKQ9TE6xx/HHYMZMUATT1b9/qjbz9w7+hrC0vWewYKj3D5yNGlWSE3bvDaP2+IPxXaFO YOSSDfWD1hXaJ06UDI63ss4MaNMb5DWdGPbuaUqWBNMoVFRILal+S6WYPdlS4X3btjlQ qGBg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:cc:to:subject :message-id:date:from:references:in-reply-to:mime-version :dkim-signature:dkim-filter:arc-authentication-results; bh=bZG5ie+Fa0rFeKccgJNQzP9/hBo/NgSgAO5lcPcg6CA=; b=IKBgZaixUaN2WZ+3T2cvRWClQT5gE8+D03R7aUKelRwzryuG6yTYdJjx4gcbQ7B42u YRqWpOG98XjlWCIYzq3ioolR43lTtXGRvYvxFIf5nJYwU5icyDYUgw8J5cfl2IyZljml 5o4nLHxF3w/PAyr2omwu5WVsbjs/oYPD3PEnte2xrigx3ObQkC1Qq8YVaJLrRGOJV86b 5+tWn64M4cQs0o5NeMvkatwOQrTZJ0che1CSyLBBoip57oKTzxtKy80CVx5kRKBjaHao 2hDKHx4HNliaTQng2m9ghjb1TYMTvj8Rh8lVVXCEkxKtfg9CEwdmox52EKVBERb5WoqQ eqmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nifty.com header.s=dec2015msa header.b=bIsnENVe; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y198-v6si2790064pfg.246.2018.06.26.19.58.33; Tue, 26 Jun 2018 19:58:48 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@nifty.com header.s=dec2015msa header.b=bIsnENVe; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751934AbeF0CxM (ORCPT + 99 others); Tue, 26 Jun 2018 22:53:12 -0400 Received: from conssluserg-06.nifty.com ([210.131.2.91]:20323 "EHLO conssluserg-06.nifty.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1750986AbeF0CxL (ORCPT ); Tue, 26 Jun 2018 22:53:11 -0400 Received: from mail-ua0-f169.google.com (mail-ua0-f169.google.com [209.85.217.169]) (authenticated) by conssluserg-06.nifty.com with ESMTP id w5R2r3OU006410; Wed, 27 Jun 2018 11:53:03 +0900 DKIM-Filter: OpenDKIM Filter v2.10.3 conssluserg-06.nifty.com w5R2r3OU006410 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nifty.com; s=dec2015msa; t=1530067984; bh=bZG5ie+Fa0rFeKccgJNQzP9/hBo/NgSgAO5lcPcg6CA=; h=In-Reply-To:References:From:Date:Subject:To:Cc:From; b=bIsnENVe5mgelOtpvB13WpWLKoi1MBPDknn2f5UITaP7cFszp4Lmy0++b37vhrEpP bnnRQlPjyfLChMu5qinNdDjQFAOEuoXv/cm+8YAtpLbdPQgU5lDi9FMXVEO7a8h0P1 DF+8ybMtPHdzPbWxmg5ZYeTJtCXzsRV/IdxXizN7jIdUwVuAMP3AiJdxXOFm8KcdXO +TVB0avjVQ7f9D/h0c3yGEJFwzGJW4Hws7+s505NGUI11R9F1GnGH5nMLpCX0RES7I bgKyJkTAMGdkT1crqFShpLJJCVLWcgjRi/r4hSgfwHeMjVNBv3C0NhxiLCM9gmJKn5 IAqsdgPC1ik0w== X-Nifty-SrcIP: [209.85.217.169] Received: by mail-ua0-f169.google.com with SMTP id y8-v6so322958uan.3; Tue, 26 Jun 2018 19:53:03 -0700 (PDT) X-Gm-Message-State: APt69E3u+cHcpOZQDPrUtkc/rKIxRJTwSxdnTUbM6SdxT26mgF0x00Ci ahFE1uCp0F+v/IHAUp70Me3nabiiI0djvb0j2ro= X-Received: by 2002:ab0:13c8:: with SMTP id n8-v6mr2587173uae.140.1530067982728; Tue, 26 Jun 2018 19:53:02 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:ab0:3308:0:0:0:0:0 with HTTP; Tue, 26 Jun 2018 19:52:22 -0700 (PDT) In-Reply-To: <20180626200928.29aca979@xps13> References: <20180619120719.26921-1-richard@nod.at> <3320422.EJ8D6C0VHL@blindfold> <20180625165506.484e025f@bbrezillon> <20180626200928.29aca979@xps13> From: Masahiro Yamada Date: Wed, 27 Jun 2018 11:52:22 +0900 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: [PATCH] arm: dts: socfpga: denali needs nand_x_clk too To: Miquel Raynal Cc: Mark Rutland , DTML , Dinh Nguyen , Richard Weinberger , Linux Kernel Mailing List , Boris Brezillon , Rob Herring , linux-mtd , Brian Norris , David Woodhouse , =?UTF-8?B?TWFyZWsgVmHFoXV0?= Content-Type: text/plain; charset="UTF-8" Content-Transfer-Encoding: quoted-printable Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 2018-06-27 3:09 GMT+09:00 Miquel Raynal : > Hi Masahiro, > > On Tue, 26 Jun 2018 11:38:21 +0900, Masahiro Yamada > wrote: > >> 2018-06-25 23:55 GMT+09:00 Boris Brezillon = : >> > On Mon, 25 Jun 2018 09:50:18 -0500 >> > Dinh Nguyen wrote: >> > >> >> On 06/22/2018 10:58 AM, Richard Weinberger wrote: >> >> > Masahiro, >> >> > >> >> > Am Freitag, 22. Juni 2018, 16:37:21 CEST schrieb Masahiro Yamada: >> >> >> Hi Richard, >> >> >> >> >> >> >> >> >> 2018-06-19 21:07 GMT+09:00 Richard Weinberger : >> >> >>> The denali NAND flash controller needs at least two clocks to ope= rate, >> >> >>> nand_clk and nand_x_clk. >> >> >>> Since 1bb88666775e ("mtd: nand: denali: handle timing parameters = by >> >> >>> setup_data_interface()") nand_x_clk is used to derive timing sett= ings. >> >> >>> >> >> >>> Signed-off-by: Richard Weinberger >> >> >>> --- >> >> >>> Strictly speaking denali needs a ecc_clk too, but AFAIK such a cl= ock >> >> >>> is not present on this SoC. >> >> >>> But my SoCFPGA knowledge is very limited. >> >> >>> >> >> >>> Thanks, >> >> >>> //richard >> >> >>> --- >> >> >>> arch/arm/boot/dts/socfpga.dtsi | 3 ++- >> >> >>> 1 file changed, 2 insertions(+), 1 deletion(-) >> >> >>> >> >> >>> diff --git a/arch/arm/boot/dts/socfpga.dtsi b/arch/arm/boot/dts/s= ocfpga.dtsi >> >> >>> index 486d4e7433ed..562f7b375bbd 100644 >> >> >>> --- a/arch/arm/boot/dts/socfpga.dtsi >> >> >>> +++ b/arch/arm/boot/dts/socfpga.dtsi >> >> >>> @@ -754,7 +754,8 @@ >> >> >>> reg-names =3D "nand_data", "denali_reg"; >> >> >>> interrupts =3D <0x0 0x90 0x4>; >> >> >>> dma-mask =3D <0xffffffff>; >> >> >>> - clocks =3D <&nand_clk>; >> >> >>> + clocks =3D <&nand_clk>, <&nand_x_clk>; >> >> >>> + clock-names =3D "nand", "nand_x"; >> >> >> >> >> >> >> >> >> IMHO, this should be >> >> >> >> >> >> clocks =3D <&nand_clk>, <&nand_x_clk>, <= &nand_x_clk>; >> >> >> clock-names =3D "nand", "nand_x", "ecc"; >> >> >> >> No, it should be just the nand_x and ecc. >> >> >> >> There's already a patch to use the nand_x_clk and not the nand_clk. >> >> >> Different people try to fix the problem in different ways. >> >> I think it is due to miscommunication across sub-systems. > > Is the series named > > mtd: rawnand: denali: add new clocks and improve > setup_data_interface > > still valid? Yes. I believe V4 is valid. Information for Dinh Nguyen: http://patchwork.ozlabs.org/patch/933507/ http://patchwork.ozlabs.org/patch/933487/ http://patchwork.ozlabs.org/patch/933494/ http://patchwork.ozlabs.org/patch/933506/ If he is not convinced, I am open to discussion, though. > I am about to apply it (patches 2/5 to 5/5) but it looks like the > discussion is still ongoing. > > Thanks, > Miqu=C3=A8l > > ______________________________________________________ > Linux MTD discussion mailing list > http://lists.infradead.org/mailman/listinfo/linux-mtd/ --=20 Best Regards Masahiro Yamada