Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp6088928imm; Wed, 27 Jun 2018 01:55:56 -0700 (PDT) X-Google-Smtp-Source: AAOMgpcFmXw2epv1LZVOryn61C6q7+zEB4yLhEdo7cP7AqIiUlkF6NzEE8ISfLtg6wc/Gn8xUKAK X-Received: by 2002:a62:e03:: with SMTP id w3-v6mr4981710pfi.173.1530089756109; Wed, 27 Jun 2018 01:55:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530089756; cv=none; d=google.com; s=arc-20160816; b=ZQ8wC9rY+iR/WhmRUj530LVeGP/QyuCWra+uEkBaWKMvCv4LVuYIxJ32ymjx5NUry6 BQp989/3purTQPEW/LjLnK/s/oSPyd4UgBMgKS+2PoJNklqo6O/hfOn3g9GnLo2FVsXZ kEtTOLf/pCrZpwgaJ9qLN/6i9lnuTSsykTjp8tKc1ZxP+lWoDri5VJ9j0GaSAhAlbapb y22+y1nttDYYrBigNa4R2GStSezI0LyjyP0s32YE0AxUwVJPleuAGUGzy4ZpkKVIuq3D QvyUBL7R45TFsG9uyJQ+rqOeX/tA0cPGoZUDf9RvxZaEoJ33WP3aSdwZHoXmrqFKmZlE wPQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:content-transfer-encoding :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=TJKtqFlglJA1fER/CYUU8LVHVZwF/VY7DVM+B8a4gNg=; b=X2/HdBbQSOz8yL3D+Gp05SyrC4PNO95tFsozYoZ6MtyKRUQIETY6R9Q5muULO94Pxm ge+vi/tP5ACf+6NDcRCFNnINHwydrB3F8MuNdZ89QeB9yajnT0GVXHEkj/agIQTqfhmQ uw/+F/0FW3q9rzqBbNOkLWVXPf6mk1y3d0Ae2fC4FIKEGejxtkPjTSaRWeqKZlNZKsR6 wwmn4+YZNQiS3PU1uqul7G1nntT3aR8NL+s0JQay3rGyxnfna5EIH5eD3UM8geiSyv4Z ycnF/DVXwH+OY19c8u64iM7Jnp3ncMNxuE02mjzVtAQSryl1MmRWrczv01TBfX6f/hPl gnrQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 1-v6si3671087plk.19.2018.06.27.01.55.38; Wed, 27 Jun 2018 01:55:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933730AbeF0IxA (ORCPT + 99 others); Wed, 27 Jun 2018 04:53:00 -0400 Received: from mailgw02.mediatek.com ([210.61.82.184]:17907 "EHLO mailgw02.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S933373AbeF0Iw6 (ORCPT ); Wed, 27 Jun 2018 04:52:58 -0400 X-UUID: 9e4ed661ae574183a8ee44091e535a75-20180627 Received: from mtkcas09.mediatek.inc [(172.21.101.178)] by mailgw02.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 2112527978; Wed, 27 Jun 2018 16:52:54 +0800 Received: from mtkcas07.mediatek.inc (172.21.101.84) by mtkexhb01.mediatek.inc (172.21.101.102) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Wed, 27 Jun 2018 16:52:45 +0800 Received: from [172.21.77.33] (172.21.77.33) by mtkcas07.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Wed, 27 Jun 2018 16:52:45 +0800 Message-ID: <1530089565.29697.35.camel@mtkswgap22> Subject: Re: [PATCH v2 1/6] dt-bindings: gpu: mali-utgard: add mediatek,mt7623-mali compatible From: Sean Wang To: Matthias Brugger CC: , , , , , , , , , Date: Wed, 27 Jun 2018 16:52:45 +0800 In-Reply-To: <3bd6e509-f99a-1f2d-1b66-65c414bacdbd@gmail.com> References: <7ab060c2e9ef2b220fc62913b8936b706dfaf202.1524816502.git.sean.wang@mediatek.com> <3bd6e509-f99a-1f2d-1b66-65c414bacdbd@gmail.com> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.2.3-0ubuntu6 Content-Transfer-Encoding: 7bit MIME-Version: 1.0 X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 2018-06-25 at 17:14 +0200, Matthias Brugger wrote: > > On 27/04/18 10:14, sean.wang@mediatek.com wrote: > > From: Sean Wang > > > > The MediaTek MT7623 SoC contains a Mali-450, so add a compatible for it > > and define its own vendor-specific properties. > > > > Reviewed-by: Rob Herring > > Signed-off-by: Sean Wang > > --- > > Hi Rob, > > Any comments regarding this patch? > > Regards, > Matthias > Hi, Matthias I've already got a Reviewed-by tag from Rob. Is it possible that this patch go through your tree ? Sean > > Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt | 9 +++++++++ > > 1 file changed, 9 insertions(+) > > > > diff --git a/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt b/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt > > index 99d1c0a..656068f 100644 > > --- a/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt > > +++ b/Documentation/devicetree/bindings/gpu/arm,mali-utgard.txt > > @@ -19,6 +19,7 @@ Required properties: > > + rockchip,rk3228-mali > > + rockchip,rk3328-mali > > + stericsson,db8500-mali > > + + mediatek,mt7623-mali > > > > - reg: Physical base address and length of the GPU registers > > > > @@ -89,6 +90,14 @@ to specify one more vendor-specific compatible, among: > > * interrupt-names and interrupts: > > + combined: combined interrupt of all of the above lines > > > > + - mediatek,mt7623-mali > > + Required properties: > > + * resets: phandle to the reset line for the GPU > > + * mediatek,larb: phandle pointed to the local arbiter used to control the > > + access to external memory on the SoC. > > + see Documentation/devicetree/bindings/memory-controllers/mediatek,smi-larb.txt > > + for details > > + > > Example: > > > > mali: gpu@1c40000 { > >