Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp6798871imm; Wed, 27 Jun 2018 13:39:41 -0700 (PDT) X-Google-Smtp-Source: AAOMgpdHX3vmaVHqzLiU+Eq2SbwkY009rVmeXao/B1EVFxyni/NRTkVNNptWPi5m0AsnxVuzO8S4 X-Received: by 2002:a65:4541:: with SMTP id x1-v6mr1743128pgr.26.1530131981448; Wed, 27 Jun 2018 13:39:41 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530131981; cv=none; d=google.com; s=arc-20160816; b=PtFI3dBduMb9hP3W9UM1nT9blRmEXPJpgD9EvyyT9nmevBqWWUaIyyDa9nhQXyQfyX Z78Fob92ftaXiAg781msIUPnMkCfKJVKS+PCNkyOPl9baY2nQB/7uCWamDb/ZNF6oDx1 pn1NdUCtm3m/swyoi/z9F6++bbgh6MLyJ8JrPdv1zcE5xQ4KsfX4SzU9p1xP6Hpw/0Gx y5uaxItko0kVdOShh165Rl2V3N5UzJngnu4fGnQcF9c/+2jHrDAaRvHEkeqEKOvjTLPR KNjSLuOQqFV5sXJA9jnTd7eXqa7UkM9MnCjtICDQwUMh0lfzQWZs2XYxcofUMYSCU1vG hLCg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=eNX9mVLXtPxN2RkNtoU7SZ+oICTfY0sYPs7pqTQBWc0=; b=OME0YWKCEPF55noeh/bQllU8ssNIOPlcYn75LRvAijQVgAHFgnKAlbUxBnN5S1Bxux zUcS4GGWT+JMKK+H+4kEd1+UOc1VCsPIkpMKYtcKcvJpIUtT3824CYped3H5qC/0zmVn t5UNg+nHwabekTgdBLqlcgKjmZ+nbuQxRQtTxqkUzcEKiwDExLcSokhY62vYACquUTAt XgMN3DIJaWzTNbwd6my/hVyaPrcXTm1LWWmXiH9fEcOyUM+5PG8VEm+h0DKRLfQw9vbF ZvjFMAt0wPWgHXkR75wM8anMVa/nUCDA2u5ufy3v7rkqTryGkAD408o4FfwFrdloknMM 9uGQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n29-v6si4573407pfg.227.2018.06.27.13.39.26; Wed, 27 Jun 2018 13:39:41 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965166AbeF0Tls (ORCPT + 99 others); Wed, 27 Jun 2018 15:41:48 -0400 Received: from smtp13.smtpout.orange.fr ([80.12.242.135]:36747 "EHLO smtp.smtpout.orange.fr" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S934961AbeF0Tlm (ORCPT ); Wed, 27 Jun 2018 15:41:42 -0400 Received: from belgarion.home ([90.55.203.186]) by mwinf5d70 with ME id 3vhT1y00241oiFu03vhd3U; Wed, 27 Jun 2018 21:41:41 +0200 X-ME-Helo: belgarion.home X-ME-Auth: amFyem1pay5yb2JlcnRAb3JhbmdlLmZy X-ME-Date: Wed, 27 Jun 2018 21:41:41 +0200 X-ME-IP: 90.55.203.186 From: Robert Jarzmik To: Daniel Mack , Haojian Zhuang , Robert Jarzmik , Rob Herring , Mark Rutland , Michael Turquette , Stephen Boyd Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v4 1/2] clk: pxa: export 32kHz PLL Date: Wed, 27 Jun 2018 21:41:23 +0200 Message-Id: <20180627194124.26366-1-robert.jarzmik@free.fr> X-Mailer: git-send-email 2.11.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This clock is especially used by the RTC driver, so export it so that devicetree users can use it. Signed-off-by: Robert Jarzmik --- Since v2: fix missing parenthesis in clk-pxa25x.c and clk-pxa3xx.c --- drivers/clk/pxa/clk-pxa25x.c | 6 ++++-- drivers/clk/pxa/clk-pxa27x.c | 7 ++++--- drivers/clk/pxa/clk-pxa3xx.c | 7 ++++--- include/dt-bindings/clock/pxa-clock.h | 3 ++- 4 files changed, 14 insertions(+), 9 deletions(-) diff --git a/drivers/clk/pxa/clk-pxa25x.c b/drivers/clk/pxa/clk-pxa25x.c index 6416c1f8e632..e88f8e01fe3a 100644 --- a/drivers/clk/pxa/clk-pxa25x.c +++ b/drivers/clk/pxa/clk-pxa25x.c @@ -292,8 +292,10 @@ static void __init pxa25x_register_plls(void) { clk_register_fixed_rate(NULL, "osc_3_6864mhz", NULL, CLK_GET_RATE_NOCACHE, 3686400); - clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, - CLK_GET_RATE_NOCACHE, 32768); + clkdev_pxa_register(CLK_OSC32k768, "osc_32_768khz", NULL, + clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, + CLK_GET_RATE_NOCACHE, + 32768)); clk_register_fixed_rate(NULL, "clk_dummy", NULL, 0, 0); clk_register_fixed_factor(NULL, "ppll_95_85mhz", "osc_3_6864mhz", 0, 26, 1); diff --git a/drivers/clk/pxa/clk-pxa27x.c b/drivers/clk/pxa/clk-pxa27x.c index 25a30194d27a..d40b63e7bbce 100644 --- a/drivers/clk/pxa/clk-pxa27x.c +++ b/drivers/clk/pxa/clk-pxa27x.c @@ -314,9 +314,10 @@ static void __init pxa27x_register_plls(void) clk_register_fixed_rate(NULL, "osc_13mhz", NULL, CLK_GET_RATE_NOCACHE, 13 * MHz); - clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, - CLK_GET_RATE_NOCACHE, - 32768 * KHz); + clkdev_pxa_register(CLK_OSC32k768, "osc_32_768khz", NULL, + clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, + CLK_GET_RATE_NOCACHE, + 32768 * KHz)); clk_register_fixed_rate(NULL, "clk_dummy", NULL, 0, 0); clk_register_fixed_factor(NULL, "ppll_312mhz", "osc_13mhz", 0, 24, 1); } diff --git a/drivers/clk/pxa/clk-pxa3xx.c b/drivers/clk/pxa/clk-pxa3xx.c index 2d126df2bccd..7aa120c3bd08 100644 --- a/drivers/clk/pxa/clk-pxa3xx.c +++ b/drivers/clk/pxa/clk-pxa3xx.c @@ -286,9 +286,10 @@ static void __init pxa3xx_register_plls(void) clk_register_fixed_rate(NULL, "osc_13mhz", NULL, CLK_GET_RATE_NOCACHE, 13 * MHz); - clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, - CLK_GET_RATE_NOCACHE, - 32768); + clkdev_pxa_register(CLK_OSC32k768, "osc_32_768khz", NULL, + clk_register_fixed_rate(NULL, "osc_32_768khz", NULL, + CLK_GET_RATE_NOCACHE, + 32768)); clk_register_fixed_rate(NULL, "ring_osc_120mhz", NULL, CLK_GET_RATE_NOCACHE, 120 * MHz); diff --git a/include/dt-bindings/clock/pxa-clock.h b/include/dt-bindings/clock/pxa-clock.h index e65803b1dc7e..0b0fd2b01538 100644 --- a/include/dt-bindings/clock/pxa-clock.h +++ b/include/dt-bindings/clock/pxa-clock.h @@ -72,6 +72,7 @@ #define CLK_USIM 58 #define CLK_USIM1 59 #define CLK_USMI0 60 -#define CLK_MAX 61 +#define CLK_OSC32k768 61 +#define CLK_MAX 62 #endif -- 2.11.0