Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp3429885imm; Sun, 1 Jul 2018 21:44:31 -0700 (PDT) X-Google-Smtp-Source: ADUXVKIg6QKS+liVNC0Wd5A4zZMNyiZ8HJqpMaV8lHUuntiqDrftAZBZqc9JPyDF7qy5IUmfr7ao X-Received: by 2002:a63:2f04:: with SMTP id v4-v6mr20002170pgv.33.1530506671516; Sun, 01 Jul 2018 21:44:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530506671; cv=none; d=google.com; s=arc-20160816; b=DCA1qdPAa0PMhog3XGuczJVZsoYu2VYxLHYXEzNi1seXAr1xyZf+yJxHlo3PbFibIO XgzEi6BSYDMJTgEF/oYgDipszuvgGh1SOxo21DPznS1957T2D2MvVD+O/THuzSpmLI5A F6gocXQ4kpGy8+jSlffSTcyZWJgtNYjTDXSY+IGyMUrH4zjNkM+FGOZSmnn0paE2x7Kj C6hJHKHnhTo+oRxEcVO+phl8MKRJiQyttGyRYG512d9DWJ39+U1+HhIvuLWlfLB9wfvN uq7quMNadc3FKs71gpCg1vuTNOaMF3bnNPeOeW7tHF9mFn8/sEB5a/iWy4Jta0w37fYX gPNQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=AlFroMR4S83Bd/W3xVInI0L8pCan+9Xss03XpVvCR5s=; b=geaiR+Dbh8s9DKfIIG0Ti3EwsteoGzkLa/4wgZ0GNQ8OJeMXW8pcKQKS1893cnmcPt CM+glJ8IqbiBNiZ7yxXp2HLk6xbccXyh+ibVsKo7vdNxJFI3VZST/gAQKq2MkzE8dq0b M45D7Pz4yJGVT7xr0GddECaQsPdKZTllgPQC061C/8KVuQfLWn3YEtvi9cy4M2soBPJ2 lO52T3YWh4jg5R+sxK4wnq9dln9UWYMWolNLQP5eEWCvRDabryV7gj9ECtqtOy4dbNIx Y/SBJHrytih0QspdFhCYcpvuWFWEOI11MIVIsAXiC3sVyf3Rw/W8+mv11wKuYQ8sw+iO Pu0w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h128-v6si15051018pfc.211.2018.07.01.21.44.17; Sun, 01 Jul 2018 21:44:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933574AbeGBDud (ORCPT + 99 others); Sun, 1 Jul 2018 23:50:33 -0400 Received: from mailgw01.mediatek.com ([210.61.82.183]:9014 "EHLO mailgw01.mediatek.com" rhost-flags-OK-FAIL-OK-FAIL) by vger.kernel.org with ESMTP id S932778AbeGBDuD (ORCPT ); Sun, 1 Jul 2018 23:50:03 -0400 X-UUID: 26e46dffa06040b2beaa7289db9bab2d-20180702 Received: from mtkexhb02.mediatek.inc [(172.21.101.103)] by mailgw01.mediatek.com (envelope-from ) (mhqrelay.mediatek.com ESMTP with TLS) with ESMTP id 658544566; Mon, 02 Jul 2018 11:49:58 +0800 Received: from mtkcas08.mediatek.inc (172.21.101.126) by mtkmbs01n2.mediatek.inc (172.21.101.79) with Microsoft SMTP Server (TLS) id 15.0.1210.3; Mon, 2 Jul 2018 11:49:56 +0800 Received: from localhost.localdomain (10.17.3.153) by mtkcas08.mediatek.inc (172.21.101.73) with Microsoft SMTP Server id 15.0.1210.3 via Frontend Transport; Mon, 2 Jul 2018 11:49:55 +0800 From: To: , , , , , , , , , , , CC: , , , , , Subject: [PATCH v2 3/4] PCI: mediatek: Add system pm support for MT2712 and MT7622 Date: Mon, 2 Jul 2018 11:49:43 +0800 Message-ID: <1530503384-1218-4-git-send-email-honghui.zhang@mediatek.com> X-Mailer: git-send-email 2.6.4 In-Reply-To: <1530503384-1218-1-git-send-email-honghui.zhang@mediatek.com> References: <1530503384-1218-1-git-send-email-honghui.zhang@mediatek.com> MIME-Version: 1.0 Content-Type: text/plain X-MTK: N Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Honghui Zhang The MTCMOS of PCIe Host for MT2712 and MT7622 will be off when system suspend, and all the internal control register will be reset after system resume. The PCIe link should be re-established and the related control register values should be re-set after system resume. Signed-off-by: Honghui Zhang --- drivers/pci/controller/pcie-mediatek.c | 67 ++++++++++++++++++++++++++++++++++ 1 file changed, 67 insertions(+) diff --git a/drivers/pci/controller/pcie-mediatek.c b/drivers/pci/controller/pcie-mediatek.c index 86918d4..c530539 100644 --- a/drivers/pci/controller/pcie-mediatek.c +++ b/drivers/pci/controller/pcie-mediatek.c @@ -134,12 +134,14 @@ struct mtk_pcie_port; /** * struct mtk_pcie_soc - differentiate between host generations * @need_fix_class_id: whether this host's class ID needed to be fixed or not + * @pm_support: whether the host's MTCMOS will be off when suspend * @ops: pointer to configuration access functions * @startup: pointer to controller setting functions * @setup_irq: pointer to initialize IRQ functions */ struct mtk_pcie_soc { bool need_fix_class_id; + bool pm_support; struct pci_ops *ops; int (*startup)(struct mtk_pcie_port *port); int (*setup_irq)(struct mtk_pcie_port *port, struct device_node *node); @@ -1197,12 +1199,75 @@ static int mtk_pcie_probe(struct platform_device *pdev) return err; } +static int __maybe_unused mtk_pcie_suspend_noirq(struct device *dev) +{ + struct mtk_pcie *pcie = dev_get_drvdata(dev); + const struct mtk_pcie_soc *soc = pcie->soc; + struct mtk_pcie_port *port; + + if (!soc->pm_support) + return 0; + + if (list_empty(&pcie->ports)) + return 0; + + list_for_each_entry(port, &pcie->ports, list) { + clk_disable_unprepare(port->pipe_ck); + clk_disable_unprepare(port->obff_ck); + clk_disable_unprepare(port->axi_ck); + clk_disable_unprepare(port->aux_ck); + clk_disable_unprepare(port->ahb_ck); + clk_disable_unprepare(port->sys_ck); + phy_power_off(port->phy); + phy_exit(port->phy); + } + + mtk_pcie_subsys_powerdown(pcie); + + return 0; +} + +static int __maybe_unused mtk_pcie_resume_noirq(struct device *dev) +{ + struct mtk_pcie *pcie = dev_get_drvdata(dev); + const struct mtk_pcie_soc *soc = pcie->soc; + struct mtk_pcie_port *port; + + if (!soc->pm_support) + return 0; + + if (list_empty(&pcie->ports)) + return 0; + + if (dev->pm_domain) { + pm_runtime_enable(dev); + pm_runtime_get_sync(dev); + } + + clk_prepare_enable(pcie->free_ck); + + list_for_each_entry_safe(port, &pcie->ports, list) + mtk_pcie_enable_port(port); + + /* In case of EP was removed while system suspend. */ + if (list_empty(&pcie->ports)) + mtk_pcie_subsys_powerdown(pcie); + + return 0; +} + +static const struct dev_pm_ops mtk_pcie_pm_ops = { + SET_NOIRQ_SYSTEM_SLEEP_PM_OPS(mtk_pcie_suspend_noirq, + mtk_pcie_resume_noirq) +}; + static const struct mtk_pcie_soc mtk_pcie_soc_v1 = { .ops = &mtk_pcie_ops, .startup = mtk_pcie_startup_port, }; static const struct mtk_pcie_soc mtk_pcie_soc_mt2712 = { + .pm_support = true, .ops = &mtk_pcie_ops_v2, .startup = mtk_pcie_startup_port_v2, .setup_irq = mtk_pcie_setup_irq, @@ -1210,6 +1275,7 @@ static const struct mtk_pcie_soc mtk_pcie_soc_mt2712 = { static const struct mtk_pcie_soc mtk_pcie_soc_mt7622 = { .need_fix_class_id = true, + .pm_support = true, .ops = &mtk_pcie_ops_v2, .startup = mtk_pcie_startup_port_v2, .setup_irq = mtk_pcie_setup_irq, @@ -1229,6 +1295,7 @@ static struct platform_driver mtk_pcie_driver = { .name = "mtk-pcie", .of_match_table = mtk_pcie_ids, .suppress_bind_attrs = true, + .pm = &mtk_pcie_pm_ops, }, }; builtin_platform_driver(mtk_pcie_driver); -- 2.6.4