Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp3712391imm; Mon, 2 Jul 2018 04:21:17 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfYRIM8e794Nbs2omOoLQfJkK5q13bPe9X0MFLyHV+4ZAgME5mFCPOQf+wpzOG+ZocKPgLC X-Received: by 2002:a63:a042:: with SMTP id u2-v6mr21036629pgn.80.1530530477900; Mon, 02 Jul 2018 04:21:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530530477; cv=none; d=google.com; s=arc-20160816; b=Bl0ygMuCJNtafTZd8R4huSQligdLPeYq+651zdKdo1kih/PN6AfO8wfpzZGZuyBLi5 klmksjJjWbsf/VPfBZ+rjK41gA3JmUeeKXcc6MyvlNKPQxdEppvz88glSX4z8w1LXp2I jCC9T87OxJA+98Jn/Iq6pbA+YejaZ6EY4bSSgtGhsyIyV265DhsjTK0A7LxtH0Q2vNP2 Z83AMlEDL5RIJOZmaWIiDrIRXjwvo2Sel0vH4TMIPZV1nAi5SoUdn+/r4dTKYWUYk9Ma 1aCpCAsTWAEG43ASiJ9CokrJcUjSq+GEIoe6kaWdqFvTFT9m5/phHqXIfOJCrYbSh9qN SZFA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:arc-authentication-results; bh=czgFn/6zlAb8zI5ksiGJNBETxwrVzM1m5W3/Q5zoLuo=; b=XPnKWVHni5AdAHvFTQz25JbPQfPzKBSHOAvop0WNKe3Q44DZiIWMMpXo1xVfOJBfoA +fCjAbasYV5H9jC7kMvBS5UcD8udc3M2K+B7qsXF4io6YlPLNO0BUAykt+ZMIKaB3S4S y4CHEcVBPakm+B0+0o3dLMxKd+EO+P2HM1koK39ZFDCkUrPizwy185zPW0OJp7FbuILj HsqNLwn9orCdCAFSD74HTjHw3j1e6n3Ns8VSRpzjEbTUr33cwSm86Jlth791aiczJI8V jGWb53uKH5i8DntkK8FQUzkAQ3XaCD3+vQY/wuNwsxb8652Ybf+yvDqcGwcZJP36VK/p wGrw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n14-v6si3361882pgg.216.2018.07.02.04.21.03; Mon, 02 Jul 2018 04:21:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S965506AbeGBKWW (ORCPT + 99 others); Mon, 2 Jul 2018 06:22:22 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:53812 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S965264AbeGBKWN (ORCPT ); Mon, 2 Jul 2018 06:22:13 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: eballetbo) with ESMTPSA id B04EA289A8F From: Enric Balletbo i Serra To: Russell King , Kukjin Kim , Krzysztof Kozlowski , Catalin Marinas , Will Deacon , Lee Jones , Benson Leung , Olof Johansson Cc: Gwendal Grignou , linux-samsung-soc@vger.kernel.org, linux-kernel@vger.kernel.org, Dmitry Torokhov , kernel@collabora.com, Guenter Roeck , linux-arm-kernel@lists.infradead.org Subject: [PATCH 1/3] platform/chrome: Move cros-ec transport drivers to drivers/platform. Date: Mon, 2 Jul 2018 12:21:59 +0200 Message-Id: <20180702102201.13461-2-enric.balletbo@collabora.com> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20180702102201.13461-1-enric.balletbo@collabora.com> References: <20180702102201.13461-1-enric.balletbo@collabora.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org There are some cros-ec transport drivers (I2C, SPI) living in MFD, while others (LPC) living in drivers/platform. The transport drivers are more platform specific. So, move the I2C and SPI transport drivers to the platform/chrome directory. The patch also removes the MFD_ prefix of their Kconfig symbols. Signed-off-by: Enric Balletbo i Serra --- drivers/mfd/Kconfig | 20 ------------------- drivers/mfd/Makefile | 2 -- drivers/platform/chrome/Kconfig | 20 +++++++++++++++++++ drivers/platform/chrome/Makefile | 2 ++ .../{mfd => platform/chrome}/cros_ec_i2c.c | 0 .../{mfd => platform/chrome}/cros_ec_spi.c | 0 6 files changed, 22 insertions(+), 22 deletions(-) rename drivers/{mfd => platform/chrome}/cros_ec_i2c.c (100%) rename drivers/{mfd => platform/chrome}/cros_ec_spi.c (100%) diff --git a/drivers/mfd/Kconfig b/drivers/mfd/Kconfig index b860eb5aa194..013458e728dc 100644 --- a/drivers/mfd/Kconfig +++ b/drivers/mfd/Kconfig @@ -202,26 +202,6 @@ config MFD_CROS_EC You also need to enable the driver for the bus you are using. The protocol for talking to the EC is defined by the bus driver. -config MFD_CROS_EC_I2C - tristate "ChromeOS Embedded Controller (I2C)" - depends on MFD_CROS_EC && I2C - - help - If you say Y here, you get support for talking to the ChromeOS - EC through an I2C bus. This uses a simple byte-level protocol with - a checksum. Failing accesses will be retried three times to - improve reliability. - -config MFD_CROS_EC_SPI - tristate "ChromeOS Embedded Controller (SPI)" - depends on MFD_CROS_EC && SPI - - ---help--- - If you say Y here, you get support for talking to the ChromeOS EC - through a SPI bus, using a byte-level protocol. Since the EC's - response time cannot be guaranteed, we support ignoring - 'pre-amble' bytes before the response actually starts. - config MFD_CROS_EC_CHARDEV tristate "Chrome OS Embedded Controller userspace device interface" depends on MFD_CROS_EC diff --git a/drivers/mfd/Makefile b/drivers/mfd/Makefile index e9fd20dba18d..d13e859d7c1e 100644 --- a/drivers/mfd/Makefile +++ b/drivers/mfd/Makefile @@ -14,8 +14,6 @@ obj-$(CONFIG_MFD_BCM590XX) += bcm590xx.o obj-$(CONFIG_MFD_BD9571MWV) += bd9571mwv.o cros_ec_core-objs := cros_ec.o obj-$(CONFIG_MFD_CROS_EC) += cros_ec_core.o -obj-$(CONFIG_MFD_CROS_EC_I2C) += cros_ec_i2c.o -obj-$(CONFIG_MFD_CROS_EC_SPI) += cros_ec_spi.o obj-$(CONFIG_MFD_CROS_EC_CHARDEV) += cros_ec_dev.o obj-$(CONFIG_MFD_EXYNOS_LPASS) += exynos-lpass.o diff --git a/drivers/platform/chrome/Kconfig b/drivers/platform/chrome/Kconfig index cb0df9eb3e0f..16b1615958aa 100644 --- a/drivers/platform/chrome/Kconfig +++ b/drivers/platform/chrome/Kconfig @@ -52,6 +52,26 @@ config CHROMEOS_TBMC config CROS_EC_CTL tristate +config CROS_EC_I2C + tristate "ChromeOS Embedded Controller (I2C)" + depends on MFD_CROS_EC && I2C + + help + If you say Y here, you get support for talking to the ChromeOS + EC through an I2C bus. This uses a simple byte-level protocol with + a checksum. Failing accesses will be retried three times to + improve reliability. + +config CROS_EC_SPI + tristate "ChromeOS Embedded Controller (SPI)" + depends on MFD_CROS_EC && SPI + + ---help--- + If you say Y here, you get support for talking to the ChromeOS EC + through a SPI bus, using a byte-level protocol. Since the EC's + response time cannot be guaranteed, we support ignoring + 'pre-amble' bytes before the response actually starts. + config CROS_EC_LPC tristate "ChromeOS Embedded Controller (LPC)" depends on MFD_CROS_EC && ACPI && (X86 || COMPILE_TEST) diff --git a/drivers/platform/chrome/Makefile b/drivers/platform/chrome/Makefile index e44c37a63fa9..cd591bf872bb 100644 --- a/drivers/platform/chrome/Makefile +++ b/drivers/platform/chrome/Makefile @@ -6,6 +6,8 @@ obj-$(CONFIG_CHROMEOS_TBMC) += chromeos_tbmc.o cros_ec_ctl-objs := cros_ec_sysfs.o cros_ec_lightbar.o \ cros_ec_vbc.o cros_ec_debugfs.o obj-$(CONFIG_CROS_EC_CTL) += cros_ec_ctl.o +obj-$(CONFIG_CROS_EC_I2C) += cros_ec_i2c.o +obj-$(CONFIG_CROS_EC_SPI) += cros_ec_spi.o cros_ec_lpcs-objs := cros_ec_lpc.o cros_ec_lpc_reg.o cros_ec_lpcs-$(CONFIG_CROS_EC_LPC_MEC) += cros_ec_lpc_mec.o obj-$(CONFIG_CROS_EC_LPC) += cros_ec_lpcs.o diff --git a/drivers/mfd/cros_ec_i2c.c b/drivers/platform/chrome/cros_ec_i2c.c similarity index 100% rename from drivers/mfd/cros_ec_i2c.c rename to drivers/platform/chrome/cros_ec_i2c.c diff --git a/drivers/mfd/cros_ec_spi.c b/drivers/platform/chrome/cros_ec_spi.c similarity index 100% rename from drivers/mfd/cros_ec_spi.c rename to drivers/platform/chrome/cros_ec_spi.c -- 2.18.0