Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp3742661imm;
        Mon, 2 Jul 2018 04:56:40 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpdxXYy6cYhf7hRm0BNjEz+B6kBBU9/RXy1cpIlHJwIuziJJqGRJVRQ8fkafEIqv88LK2cXb
X-Received: by 2002:a62:6eca:: with SMTP id j193-v6mr5666806pfc.256.1530532600535;
        Mon, 02 Jul 2018 04:56:40 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1530532600; cv=none;
        d=google.com; s=arc-20160816;
        b=R4tK0hKaOBB9RoCy65qj95WFU3+l8S+U6YPSJCCrOmZrP6BNmHMsN59HWNkuev/u1z
         OaNFKN954Kq6g6vSpYSG/U4lZPL6WhbftiWAan54uJZiST7CCSGiYMEqyBxJMQZ4Pt7l
         e5gBgMaW3wObs4CW4hovGR4BqXvFo+ZK82L3REY45lUPouYIjlfEBYmITISG0NVY0geK
         B/toXM/kKpGlsk9rxaQmHaUY/2J1RIpZo6aChF09JhQM15SkcEMs0Selv7x+szRVoQJ3
         CVFDv2AGoiuVhafaT2u9jOz5Aom2u8KoRXQhBiNpkG629UyYR0YDboiie+m1lgWOt8+0
         +f6A==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:arc-authentication-results;
        bh=dFpMR3VhxQp9sMj/ksuYbI+7U2ITBLDVtPqWYW+MUt0=;
        b=EoJ6/ZTXURg6VoJSJt67xElJaSEXoJk5mc0zPmnJWee4qh9T7o+ZdqQW7zK6EgeLHN
         QvVLlFryr3YXMneZTSvrO3X5GSuuCxpbFwMzUjmwHQV8mNMJvDRUAG6QL++JtDz64VbQ
         WM+4qb2LVLRoYjDdreka47Y3ctFVNAZ3utgya28v4YN5mikeXBSxKrdlD1ctdBHXzd52
         HXix3Zly2w8+dTAxSl60IYivtj3uGxPAOgqYsyaJgs+z4r2djNw8wFQaEXWakdTLj8hL
         vfwk7WX72q3HAoxtSnl+6PpGzjgNIdra4CP8V/qZOShvytidtKiEL/mfARUubMACEivq
         Tsrg==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id q200-v6si13451152pfq.307.2018.07.02.04.56.26;
        Mon, 02 Jul 2018 04:56:40 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1030678AbeGBLmE (ORCPT <rfc822;zoe.song.ucas@gmail.com>
        + 99 others); Mon, 2 Jul 2018 07:42:04 -0400
Received: from hqemgate16.nvidia.com ([216.228.121.65]:12736 "EHLO
        hqemgate16.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1030649AbeGBLlz (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 2 Jul 2018 07:41:55 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate16.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b3a0f810000>; Mon, 02 Jul 2018 04:41:53 -0700
Received: from HQMAIL103.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 02 Jul 2018 04:41:55 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 02 Jul 2018 04:41:55 -0700
Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL103.nvidia.com
 (172.20.187.11) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Mon, 2 Jul
 2018 11:41:54 +0000
Received: from hqnvemgw01.nvidia.com (172.20.150.20) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2 via Frontend
 Transport; Mon, 2 Jul 2018 11:41:54 +0000
Received: from mperttunen-lnx.Nvidia.com (Not Verified[10.21.26.144]) by hqnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5b3a0f800000>; Mon, 02 Jul 2018 04:41:54 -0700
From:   Mikko Perttunen <mperttunen@nvidia.com>
To:     <jassisinghbrar@gmail.com>, <gregkh@linuxfoundation.org>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>
CC:     <devicetree@vger.kernel.org>, <linux-serial@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-kernel@vger.kernel.org>,
        Mikko Perttunen <mperttunen@nvidia.com>
Subject: [PATCH v3 7/8] arm64: tegra: Add nodes for tcu on Tegra194
Date:   Mon, 2 Jul 2018 14:40:32 +0300
Message-ID: <20180702114033.15654-8-mperttunen@nvidia.com>
X-Mailer: git-send-email 2.16.1
In-Reply-To: <20180702114033.15654-1-mperttunen@nvidia.com>
References: <20180702114033.15654-1-mperttunen@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add nodes required for communication through the Tegra Combined UART.
This includes the AON HSP instance, addition of shared interrupts
for the TOP0 HSP instance, and finally the TCU node itself. Also
mark the HSP instances as compatible to tegra194-hsp, as the hardware
is not identical but is compatible to tegra186-hsp.

Signed-off-by: Mikko Perttunen <mperttunen@nvidia.com>
Acked-by: Jon Hunter <jonathanh@nvidia.com>
---

Notes:
    v3:
    - Added Jon's Acked-by.

 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 34 +++++++++++++++++++++++++++++---
 1 file changed, 31 insertions(+), 3 deletions(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 6d699815a84f..d7f780b06fe2 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -217,10 +217,31 @@
 		};
 
 		hsp_top0: hsp@3c00000 {
-			compatible = "nvidia,tegra186-hsp";
+			compatible = "nvidia,tegra194-hsp", "nvidia,tegra186-hsp";
 			reg = <0x03c00000 0xa0000>;
-			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>;
-			interrupt-names = "doorbell";
+			interrupts = <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 120 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 121 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 123 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 124 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 125 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 126 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 127 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "doorbell", "shared0", "shared1", "shared2",
+			                  "shared3", "shared4", "shared5", "shared6",
+			                  "shared7";
+			#mbox-cells = <2>;
+		};
+
+		hsp_aon: hsp@c150000 {
+			compatible = "nvidia,tegra194-hsp", "nvidia,tegra186-hsp";
+			reg = <0x0c150000 0xa0000>;
+			interrupts = <GIC_SPI 133 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 134 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 135 IRQ_TYPE_LEVEL_HIGH>,
+			             <GIC_SPI 136 IRQ_TYPE_LEVEL_HIGH>;
+			interrupt-names = "shared0", "shared1", "shared2", "shared3";
 			#mbox-cells = <2>;
 		};
 
@@ -382,6 +403,13 @@
 		};
 	};
 
+	tcu: tcu {
+		compatible = "nvidia,tegra194-tcu";
+		mboxes = <&hsp_top0 TEGRA_HSP_MBOX_TYPE_SM 0>,
+		         <&hsp_aon TEGRA_HSP_MBOX_TYPE_SM 1>;
+		mbox-names = "rx", "tx";
+	};
+
 	timer {
 		compatible = "arm,armv8-timer";
 		interrupts = <GIC_PPI 13
-- 
2.16.1