Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp905194imm; Tue, 3 Jul 2018 01:59:12 -0700 (PDT) X-Google-Smtp-Source: AAOMgpce9e4/umaVeNoypOh3BggCJh5KMH2Q1Eqw4p9fFEaC4u4f9WYy91leKv53aGJZnriHkZRv X-Received: by 2002:a62:5582:: with SMTP id j124-v6mr8941051pfb.20.1530608352076; Tue, 03 Jul 2018 01:59:12 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530608352; cv=none; d=google.com; s=arc-20160816; b=v1uxi0z8PkfJVvHcq5WhbpiV0ZOiHV83YrUQeUE4oUQ3RsVM4hAfpPnpMulC3qHynw XsP0mtsIOLhpqPNaDF/3AaRVFRJkJlAlz6OxbNU+es5N3VpO99O+GuKepCqvG8/pBD95 x+JRAqgPVy/b6XSY12MMW8oQ8Bwv3z1dBM8Eqe33l973X6Gza+X4GGDrPoEVKqVvO4GJ elgsAXwdZz7N4OVflGbR4HlEH2Nks5kSY0XsO/XVcrZsH+tXHixtH+pNsxqT5oGw4llm LeGifcbmRNMzxWZcqzQwIKyMyilYoKVJhBN6mtufEZAuq7fCR7s76OT2Ol05E+MNTavL o5NQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:date:cc:to:from:subject:message-id :arc-authentication-results; bh=zAvSeWXxDDJqOkJKYztXqNE+3kBu3tdpCy1445vIJKY=; b=SZHcMkGIdp409f3dBDUwD81QkdRBBF40YZ2BYu6xtkrh2uz2Q/crl+gNmnpk3Tt91h CN8sO4T6534CGYO/we+mX2S27iHzkbylFEZaHTYsJPpFU+LSb6LudQ4lL5KSl7wb98DV Plnga5scNLHVjI8CUH1ukWa2tV31BZZpZKn8x8NOGRhC/OUe0ohG6SkKgpJ4CvHsrMmF WnCYRxD4NzNA/7ua11iQfskfNhuw/DYcqPwCWE7iAIa+xyiiH2rDzZ/eI9US2BZpTFSa vmPYMJu9rG51qrMziumWIJPPYqmG9OmEv5RXSKBDaWB5F3Ju1VBbXEibtHxf6/c3DO+3 1GCQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w21-v6si676426pll.96.2018.07.03.01.58.57; Tue, 03 Jul 2018 01:59:12 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754585AbeGCI44 (ORCPT + 99 others); Tue, 3 Jul 2018 04:56:56 -0400 Received: from metis.ext.pengutronix.de ([85.220.165.71]:59587 "EHLO metis.ext.pengutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754359AbeGCI4z (ORCPT ); Tue, 3 Jul 2018 04:56:55 -0400 Received: from kresse.hi.pengutronix.de ([2001:67c:670:100:1d::2a]) by metis.ext.pengutronix.de with esmtp (Exim 4.89) (envelope-from ) id 1faH7A-0008OF-7n; Tue, 03 Jul 2018 10:56:48 +0200 Message-ID: <1530608207.22468.104.camel@pengutronix.de> Subject: Re: [PATCH 15/15] arm: dts: imx: Add missing OPP properties for CPUs From: Lucas Stach To: Shawn Guo , Viresh Kumar Cc: arm@kernel.org, Sascha Hauer , Pengutronix Kernel Team , Fabio Estevam , Rob Herring , Mark Rutland , devicetree@vger.kernel.org, Vincent Guittot , Daniel Lezcano , linux-kernel@vger.kernel.org, chris.redpath@arm.com, ionela.voinescu@arm.com, linux-arm-kernel@lists.infradead.org Date: Tue, 03 Jul 2018 10:56:47 +0200 In-Reply-To: <20180703071215.GM4348@dragon> References: <264124e14b966a1bbc07c364fbd89fc55aa765e6.1527244201.git.viresh.kumar@linaro.org> <1527248760.3472.6.camel@pengutronix.de> <20180528110739.ewmhlf72sl7u5ju7@vireshk-i7> <20180703071215.GM4348@dragon> Content-Type: text/plain; charset="UTF-8" X-Mailer: Evolution 3.22.6-1+deb9u1 Mime-Version: 1.0 Content-Transfer-Encoding: 8bit X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::2a X-SA-Exim-Mail-From: l.stach@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Shawn, Am Dienstag, den 03.07.2018, 15:12 +0800 schrieb Shawn Guo: > On Mon, May 28, 2018 at 04:37:39PM +0530, Viresh Kumar wrote: > > Hi Lucas, > > > > On 25-05-18, 13:46, Lucas Stach wrote: > > > This is a lot of duplicate information for what is effectively a shared > > >  cluster wide thing. This does absolutely not _feel_ right. > > > > I cannot agree more :) > > > > > What problem are you solving here? Why do we need all this duplicate > > > information? Why can't we fix it by falling back to looking at cpu0 if > > > needed? > > > > Let me try explaining one of the problem scenarios to you as your > > platform is a single cluster one. Make cpufreq driver as module, don't > > insert it, hotplug out CPU0 and now insert the cpufreq driver. The > > cpufreq core will try adding the cpufreq policy for CPU1 but wouldn't > > find the required information in the DT node of CPU1 and so will fail > > or behave incorrectly. > > > > We can't look at CPU0 as we don't know they are related at all. > > Nothing tells that to us. The right solution to fix the duplication is > > to move to OPP-v2 bindings, which allow us to create a single OPP > > table node and refer to it from all the CPU nodes. Because in case of > > imx platforms getting updated here, we use the old and some platforms > > specific frequency tables, we have to duplicate it everywhere. > > > > But looking from DT otherwise, all the device should anyway have all > > the information required right in their node. That can be simplified > > with things like phandle to opp-v2 node, but still everything needs to > > be there. We shouldn't really rely on other CPU nodes to make it work. > > That would be an incomplete definition of the hardware IMHO. > > Lucas, > > Are you fine with the patch now considering the respond from Viresh? I still don't like the huge duplication of information in the DT, but I agree that it's currently necessary for correctness. Long term I hope we can get away from cpufreq-imx6 and the custom SoC OPPs, which would allow us to switch over to OPPv2. So patch is: Reluctantly-acked-by: Lucas Stach Regards, Lucas