Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp1233710imm; Tue, 3 Jul 2018 07:45:25 -0700 (PDT) X-Google-Smtp-Source: AAOMgpd0iiAgJXfkPqUeGvuTsIOBWxbLGma1oEt4XkSG9WI24NgaLzDIbrtvlw2Ae87+FCMimwgx X-Received: by 2002:a17:902:b115:: with SMTP id q21-v6mr7853757plr.97.1530629125789; Tue, 03 Jul 2018 07:45:25 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530629125; cv=none; d=google.com; s=arc-20160816; b=Xlx0c3wAqe7RHb2DlKCbqbwYeZcROPOxCAnE5qkMAjlB0NJWa/pItFd7u+sb1H97JU Q6MDohMR1bpSvLi5RUUBGnV7hnWZqazgOGwfWUxvMm56XH8gXJHPAViLhTk5/TrK7rdH xu5MpxZ7LCeJAqziursdEO9m3kcSeQQYhrlCaj0E8EUjLV1MGAcbVT2JeKrxSWENKgzH UuXgvgChdRDxNDxcZiYfZ/EDPYtw0OXklsCvoT+BEVI9TgS634foRLGzt1bjNXZa5paY nlWHDbAGb0wVsl62/13Png68+C4PdAKM+AJvdLmL3jRc7IRy+2z5PhT9gFvzCz/Dwz1U gRFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:arc-authentication-results; bh=lMs/y546N/Oq/jIGm3EQYLVlm+AIL1AMtQgPYR4WgNQ=; b=WBg+sb0nOzohZCNwDTuUpQ41YHO+TGyYJCXjbwq6CcA5NGpy7cv8VwsMzSCksuJrbl V5MoO4a6kGUq0rzkgE5tWoIoQ/oA7GJQYSEoeKQfOlpF8k0vHpmPDI/p22ZJpTQ/pz8p sM0LQzX+ViLILjcMUnn07wKE+uDRxEd61NnEjB7C54U+KGsLE67tStuUv6JhGvZA9I59 TJYVnHmgD2YO13bKD1SX7F+0U8pnjuVfYGmdmWjR56mzwnS7s7mm9Ng+kd127FhRfcvK Fku+BcfcmuSfm7ydQLdVDqgjd+Gd8RMCWQ2W/9BaxC7q4MC0p7os1eksUKg3d5k2UIbe yL0A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m193-v6si1328753pfc.312.2018.07.03.07.45.11; Tue, 03 Jul 2018 07:45:25 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932440AbeGCOnh (ORCPT + 99 others); Tue, 3 Jul 2018 10:43:37 -0400 Received: from mga04.intel.com ([192.55.52.120]:10704 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932219AbeGCOnf (ORCPT ); Tue, 3 Jul 2018 10:43:35 -0400 X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga004.fm.intel.com ([10.253.24.48]) by fmsmga104.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 03 Jul 2018 07:43:33 -0700 X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.51,303,1526367600"; d="scan'208";a="68333030" Received: from marshy.an.intel.com ([10.122.105.159]) by fmsmga004.fm.intel.com with ESMTP; 03 Jul 2018 07:43:32 -0700 From: richard.gong@linux.intel.com To: catalin.marinas@arm.com, will.deacon@arm.com, dinguyen@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, atull@kernel.org, mdf@kernel.org, arnd@arndb.de, gregkh@linuxfoundation.org, corbet@lwn.net Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux-fpga@vger.kernel.org, linux-doc@vger.kernel.org, yves.vandervennet@linux.intel.com, richard.gong@linux.intel.com, richard.gong@intel.com Subject: [PATCHv6 0/8] Add Intel Stratix10 FPGA manager and service layer Date: Tue, 3 Jul 2018 09:46:47 -0500 Message-Id: <1530629215-26990-1-git-send-email-richard.gong@linux.intel.com> X-Mailer: git-send-email 2.7.4 MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Richard Gong This is the 6th submission of Intel stratix10 service layer patches. Intel Stratix10 FPGA manager, which is 1st Stratix10 service layer client, is included in this submission. Stratix10 service layer patches have been reviewed internally by Alan Tull and other colleagues at Intel. Some features of the Intel Stratix10 SoC require a level of privilege higher than the kernel is granted. Such secure features include FPGA programming. In terms of the ARMv8 architecture, the kernel runs at Exception Level 1 (EL1), access to the features requires Exception Level 3 (EL3). The Intel Stratix10 service layer provides an in kernel API for drivers to request access to the secure features. The requests are queued and processed one by one. ARM’s SMCCC is used to pass the execution of the requests on to a secure monitor (EL3). Later the Intel Stratix10 service layer driver will be extended to provide services for QSPI, Crypto and warm reset. v2: add patches for FPGA manager, FPGA manager binding, dts and defconfig remove intel-service subdirectory and intel-service.h, move intel-smc.h and intel-service.c to driver/misc subdirectory remove global variables change service layer driver be 'default n' correct SPDX markers add timeout for do..while() loop add kernel-doc for the functions and structs, correct multiline comments replace kfifo_in/kfifo_out with kfifo_in_spinlocked/kfifo_out_spinlocked rename struct intel_svc_data (at client header) to intel_svc_client_msg rename struct intel_svc_private_mem to intel_svc_data other corrections/changes from Intel internal code reviews v3: change all exported functions with "intel_svc_" as the prefix increase timeout values for claiming back submitted buffer(s) rename struct intel_command_reconfig_payload to struct intel_svc_command_reconfig_payload add pr_err() to provide the error return value change to put fpga_mgr node under firmware/svc node change to FPGA manager to align the update of service client APIs, and the update of fpga_mgr device node Other corrections/changes v4: s/intel/stratix10/ on some variables, structs, functions, and file names intel-service.c -> stratix10-svc.c intel-smc.h -> stratix10-smc.h intel-service-client.h -> stratix10-svc-client.h remove non-kernel-doc formatting s/fpga-mgr@0/fpga-mgr/ to remove unit_address at fpga_mgr node add Rob's Reviewed-by add Richard's signed-off-by v5: add a new API statix10_svc_done() which is called by service client when client request is completed or error occurs during request process. Which allows service layer to free its resources. remove dummy client from service layer client header and service layer source file. add Rob's Reviewed-by add a new file stratix10-svc.rst and add that to driver-api/index.rst kernel-doc fixes v6: replace kthread_create_on_cpu() with kthread_create_on_node() extend stratix_svc_send() to support service client which doesn't use memory allocated by service layer add S10_RECONFIG_TIMEOUT rename s/S10_BUF_TIMEOUT/S10_BUFFER_TIMEOUT/ fix service layer and FPGA manager Klocwork errors Alan Tull (3): dt-bindings: fpga: add Stratix10 SoC FPGA manager binding arm64: dts: stratix10: add fpga manager and region fpga: add intel stratix10 soc fpga manager driver Richard Gong (5): dt-bindings, firmware: add Intel Stratix10 service layer binding arm64: dts: stratix10: add stratix10 service driver binding to base dtsi driver, misc: add Intel Stratix10 service layer driver defconfig: enable fpga and service layer Documentation: driver-api: add stratix10 service layer .../bindings/firmware/intel,stratix10-svc.txt | 57 ++ .../bindings/fpga/intel-stratix10-soc-fpga-mgr.txt | 17 + Documentation/driver-api/index.rst | 1 + Documentation/driver-api/stratix10-svc.rst | 32 + arch/arm64/boot/dts/altera/socfpga_stratix10.dtsi | 48 + arch/arm64/configs/defconfig | 6 + drivers/fpga/Kconfig | 6 + drivers/fpga/Makefile | 1 + drivers/fpga/stratix10-soc.c | 553 +++++++++++ drivers/misc/Kconfig | 12 + drivers/misc/Makefile | 1 + drivers/misc/stratix10-smc.h | 205 ++++ drivers/misc/stratix10-svc.c | 1000 ++++++++++++++++++++ include/linux/stratix10-svc-client.h | 201 ++++ 14 files changed, 2140 insertions(+) create mode 100644 Documentation/devicetree/bindings/firmware/intel,stratix10-svc.txt create mode 100644 Documentation/devicetree/bindings/fpga/intel-stratix10-soc-fpga-mgr.txt create mode 100644 Documentation/driver-api/stratix10-svc.rst create mode 100644 drivers/fpga/stratix10-soc.c create mode 100644 drivers/misc/stratix10-smc.h create mode 100644 drivers/misc/stratix10-svc.c create mode 100644 include/linux/stratix10-svc-client.h -- 2.7.4