Received: by 2002:ac0:a581:0:0:0:0:0 with SMTP id m1-v6csp1064610imm; Wed, 4 Jul 2018 10:50:17 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfQPdzi4znmA8SyLGGfkPvLDvrP1//3T8D3duZ3scl3PIoOBEIBRfNFJr+hX32YweYdShHV X-Received: by 2002:a62:90d4:: with SMTP id q81-v6mr3187033pfk.37.1530726617625; Wed, 04 Jul 2018 10:50:17 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530726617; cv=none; d=google.com; s=arc-20160816; b=em+xVbiTODJaiVl7NVtu+Sc/IGMxp1yMF0t4ERL4szmR7I426g4eK0BHfANC5pezyt UT8UIMpViFcDhOWjffdNOGB1CdJfSz7Hw6KTtidtQS1wX/fOcQVnFQiVLmyyP+NmS+3i EXIiOyruy+TKTE6x9hQjkmWPFm1wv07tBsSzPTq6+4IGXoMiPneL4Z9Fk0Qpu0c/4ocm lqty95c9bKE2IXB8pgYSMU1ZwGCgc0PUNQgagU7LPdOYnZX7KktAL+bXE0aPXIVT9jP4 bu5T8RnMixUPlEXvVYgPNgrh3VgN8Y8Qo9A0TglkqEsdehK4aMUMGXrEzfuMyzbU44X3 fxQg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:arc-authentication-results; bh=jVGlrzranT5vl/+cgUyT5GUhx1G+AQO8QEDhtr6GeDg=; b=mCpnMAMmVoMGalnCOamrqsJcF0d75cYtjuAjTj97D4L+CUpQJHSil0V58fJJx4pHNn EfSGjI917pr1Ae7pkYHe6ZeRymTK6VTSF6aNrmJOmfdlinTu/wz9Du1Yx2jBv45bTVYN S0d/Jxh5K1xtWTR5BMWU8G7TNLNuglpkJEpa3y6pQ130ej2ZB8xEEfuQMazfZxcsGyHt fRIl2IDxISwytAZWB27eDx5Z20fTKAGj7lL9ym0jaktnq+vBpNpccx7ebTDmEkf+/d7c F/61mka4yZrGn9i10CLD4+dv8EA/WlurAoM+FWdk49RqbTX89BG0Ki1z7UVx+wO9anV9 lu6Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 62-v6si3954668ply.176.2018.07.04.10.50.02; Wed, 04 Jul 2018 10:50:17 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752611AbeGDRtV (ORCPT + 99 others); Wed, 4 Jul 2018 13:49:21 -0400 Received: from usa-sjc-mx-foss1.foss.arm.com ([217.140.101.70]:41350 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752218AbeGDRtV (ORCPT ); Wed, 4 Jul 2018 13:49:21 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.72.51.249]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id B94B17A9; Wed, 4 Jul 2018 10:49:20 -0700 (PDT) Received: from edgewater-inn.cambridge.arm.com (usa-sjc-imap-foss1.foss.arm.com [10.72.51.249]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPA id 8AD603F5A0; Wed, 4 Jul 2018 10:49:20 -0700 (PDT) Received: by edgewater-inn.cambridge.arm.com (Postfix, from userid 1000) id 89AB41AE180C; Wed, 4 Jul 2018 18:50:00 +0100 (BST) Date: Wed, 4 Jul 2018 18:50:00 +0100 From: Will Deacon To: Mark Rutland Cc: linux-kernel@vger.kernel.org, peterz@infradead.org, boqun.feng@gmail.com, Andrea Parri Subject: Re: [PATCHv2 06/11] atomics/treewide: rework ordering barriers Message-ID: <20180704175000.GF9668@arm.com> References: <20180625105952.3756-1-mark.rutland@arm.com> <20180625105952.3756-7-mark.rutland@arm.com> <20180704150645.GJ4828@arm.com> <20180704155618.higk5x3ngilbpxjo@lakrids.cambridge.arm.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20180704155618.higk5x3ngilbpxjo@lakrids.cambridge.arm.com> User-Agent: Mutt/1.5.23 (2014-03-12) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jul 04, 2018 at 04:56:19PM +0100, Mark Rutland wrote: > On Wed, Jul 04, 2018 at 04:06:46PM +0100, Will Deacon wrote: > > On Mon, Jun 25, 2018 at 11:59:47AM +0100, Mark Rutland wrote: > > > Currently architectures can override __atomic_op_*() to define the barriers > > > used before/after a relaxed atomic when used to build acquire/release/fence > > > variants. > > > > > > This has the unfortunate property of requiring the architecture to define the > > > full wrapper for the atomics, rather than just the barriers they care about, > > > and gets in the way of generating atomics which can be easily read. > > > > > > Instead, this patch has architectures define an optional set of barriers, > > > __atomic_mb_{before,after}_{acquire,release,fence}(), which > > > uses to build the wrappers. > > > > Looks like you've renamed these in the patch but not updated the commit > > message. > > Yup; Peter also pointed that out. In my branch this now looks like: > > ---- > Instead, this patch has architectures define an optional set of barriers: > > * __atomic_acquire_fence() > * __atomic_release_fence() > * __atomic_pre_fence() > * __atomic_post_fence() > > ... which uses to build the wrappers. > ---- > > ... which is hopefully more legible, too! > > > Also, to add to the bikeshedding, would it worth adding "rmw" in there > > somewhere, e.g. __atomic_post_rmw_fence, since I assume these only > > apply to value-returning stuff? > > I don't have any opinion there, but I'm also not sure I've parsed your > rationale correctly. I guess a !RMW full-fence op doesn't make sense? Or > that's something we want to avoid in the API? > > AFAICT, we only use __atomic_{pre,post}_fence() for RMW ops today. No, I think you're right and my terminology is confused. Leave it as-is for the moment. Cheers, Will