Received: by 2002:ac0:a591:0:0:0:0:0 with SMTP id m17-v6csp662007imm; Thu, 5 Jul 2018 06:57:00 -0700 (PDT) X-Google-Smtp-Source: AAOMgpf5qrlnFavfaay7Jst3sGyodwpvqinSwO0K1mxFyJpr5wg3wo0OJ/7XnmOjRx8XTuPWHLX5 X-Received: by 2002:a63:5c7:: with SMTP id 190-v6mr5608662pgf.385.1530799019982; Thu, 05 Jul 2018 06:56:59 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530799019; cv=none; d=google.com; s=arc-20160816; b=QTWi134+1OAcEsUaPf18lLXufjmwKSWIibJ00M17dHxtkhAChxdY5uMSVuRt0s6Kgq 4e5oO2RKJ8P/ctc2wev89C0X5Xt/PJw0FaFbwa2pHa+susRg2DZ5Oy8R4NzFtGpy/I/h e11opjg9tcSuKoflFEh6OJxYUgE5D1CSinnAZdNlLLAEh66DaGUZGT2nY38BJWRehX9P Skwt2a3rprcJU5Piy7XpqS0mPdqMDESbpja4EZkUvuGFVTjYL9syYo8VFnL8Mr5Fk5kS oy0+VkIOJZielw44375XS7rKGR+1oMYGvSAt1ykZ/XVZ5bwdLuO3Kh4bRlumlSGxyLeu udtg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature :arc-authentication-results; bh=wKjFdcUAf1vR0wLkwrAQQaNvvogkfAtbdXBgkHcgGqQ=; b=TofrEZ8REqe7LMRkgCejmk9eMgGfXPEL6AY28TeNOcO+jFRiJ4tNlamSN+F5WLr/a1 ptIF1shnZMcmEGVBIbC6CHT71GY/3nAhIj6mR7f2r87H+wrxFykwGm/6aUo+6mKpHJRq tp/FWgRAqACCAUfAp3VHsSTZpXsNpXQhB9nS/WL2Lrpc3Ismj5JSQa+0kyOdNQmDqJEo 5xUgCQnWH2M6mWrufjiJ+iuZBNGx17J0DkG32ubtGNmPRvD5QQ2pX4bw4J9pVQrBmDnu xD0mBc9UYsLe3KnykNlhWdfu+bg2KL6nHgF7NNxPQ+n6XB0yGIJsESGoMiCCORC1Wuwf zhLw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LQMTnePo; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j195-v6si5630652pgc.543.2018.07.05.06.56.45; Thu, 05 Jul 2018 06:56:59 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=LQMTnePo; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753818AbeGENzk (ORCPT + 99 others); Thu, 5 Jul 2018 09:55:40 -0400 Received: from mail-io0-f196.google.com ([209.85.223.196]:46315 "EHLO mail-io0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753419AbeGENzi (ORCPT ); Thu, 5 Jul 2018 09:55:38 -0400 Received: by mail-io0-f196.google.com with SMTP id p7-v6so7796555ioh.13 for ; Thu, 05 Jul 2018 06:55:38 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=mime-version:in-reply-to:references:from:date:message-id:subject:to :cc; bh=wKjFdcUAf1vR0wLkwrAQQaNvvogkfAtbdXBgkHcgGqQ=; b=LQMTnePo5HK7ScLbA1odn8w8L45B9u/KmyS826u5f+ai3fDpcjJ0mbo6wdiyt7yPsW 6PeRMMLTFnDnHn6/zxAxSMrV6rV/za8Eiqk4c+apjtps2Ar3136Vc8lMcdmmKS8R+uAh /uVoQBXN6N1EW6AXXni42RINKFRvc6OsDuxws= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:in-reply-to:references:from:date :message-id:subject:to:cc; bh=wKjFdcUAf1vR0wLkwrAQQaNvvogkfAtbdXBgkHcgGqQ=; b=sFAMZhazZQArP2XOSA5H8L692Y2Jfi9aaaeIPqA1i6z/z9HlQtl3CJ19DKwe4f+rX0 XG+0sUaQbfBDVm3paLRH4NDkmhiNU9xHeZEAfce8B7tx2frUJ/MZBv8eFmWTJIIfLSze tdzlvivd7UNQdh/g0kjGuILQ2S989gqGad2LIpTrLs8RvvayoXX4+xhZOv+DzAfemc1N D9D/j3vNuiPaazywAsLtPVN0a/PVPzMc8t+JG8abLB1kx+Jp9ITd/TNIrnXPzWz1peU8 g9vQc44DcrjfmDv8nI3EoMr78fVUiRZnNMWeCAxNRE1BAVnvQnk5fb7NaA0PgOWIt77i eoxg== X-Gm-Message-State: AOUpUlF4FKJbLdLoTnNywSaYw1qW3gVxxgaQklq9Gznk3aRrvsTRyA2K Jkmrj6+STH1meuCa/SFiVSMd1+2LxJo/ySWQ7mtqEg== X-Received: by 2002:a6b:c997:: with SMTP id z145-v6mr5174896iof.266.1530798937869; Thu, 05 Jul 2018 06:55:37 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a02:818f:0:0:0:0:0 with HTTP; Thu, 5 Jul 2018 06:55:37 -0700 (PDT) In-Reply-To: <1528809280-31116-11-git-send-email-ludovic.Barre@st.com> References: <1528809280-31116-1-git-send-email-ludovic.Barre@st.com> <1528809280-31116-11-git-send-email-ludovic.Barre@st.com> From: Ulf Hansson Date: Thu, 5 Jul 2018 15:55:37 +0200 Message-ID: Subject: Re: [PATCH 10/19] mmc: mmci: add variant property to allow remain data To: Ludovic Barre Cc: Rob Herring , Maxime Coquelin , Alexandre Torgue , Gerald Baeza , Linux ARM , Linux Kernel Mailing List , devicetree@vger.kernel.org, "linux-mmc@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 12 June 2018 at 15:14, Ludovic Barre wrote: > From: Ludovic Barre > > This patch adds a boolean property to read remaining data. > Needed to support the STM32 sdmmc variant. MMCIDATACNT > register should be read only after the data transfer is complete. > When reading after an error event the read data count value may be > different from the real number of data bytes transferred. > > Signed-off-by: Ludovic Barre > --- > drivers/mmc/host/mmci.c | 17 +++++++++++++++-- > drivers/mmc/host/mmci.h | 3 +++ > 2 files changed, 18 insertions(+), 2 deletions(-) > > diff --git a/drivers/mmc/host/mmci.c b/drivers/mmc/host/mmci.c > index 83c3572..abddad7 100644 > --- a/drivers/mmc/host/mmci.c > +++ b/drivers/mmc/host/mmci.c > @@ -58,6 +58,7 @@ static struct variant_data variant_arm = { > .datalength_bits = 16, > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > + .datacnt_remain = true, According to the description in the changelog, it sounds like MMCIDATACNT is broken (or useless for the STM32 variant). I suggest to rename the new variant to something along those lines instead. Like "datacnt_broken", then you only need to set it to true for the STM32 variant and legacy variants can remain as is. > .pwrreg_powerup = MCI_PWR_UP, > .f_max = 100000000, > .reversed_irq_handling = true, > @@ -78,6 +79,7 @@ static struct variant_data variant_arm_extended_fifo = { > .datalength_bits = 16, > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > + .datacnt_remain = true, > .pwrreg_powerup = MCI_PWR_UP, > .f_max = 100000000, > .mmcimask1 = true, > @@ -98,6 +100,7 @@ static struct variant_data variant_arm_extended_fifo_hwfc = { > .datalength_bits = 16, > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > + .datacnt_remain = true, > .pwrreg_powerup = MCI_PWR_UP, > .f_max = 100000000, > .mmcimask1 = true, > @@ -120,6 +123,7 @@ static struct variant_data variant_u300 = { > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > .datactrl_mask_sdio = MCI_DPSM_ST_SDIOEN, > + .datacnt_remain = true, > .st_sdio = true, > .pwrreg_powerup = MCI_PWR_ON, > .f_max = 100000000, > @@ -146,6 +150,7 @@ static struct variant_data variant_nomadik = { > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > .datactrl_mask_sdio = MCI_DPSM_ST_SDIOEN, > + .datacnt_remain = true, > .st_sdio = true, > .st_clkdiv = true, > .pwrreg_powerup = MCI_PWR_ON, > @@ -175,6 +180,7 @@ static struct variant_data variant_ux500 = { > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > .datactrl_mask_sdio = MCI_DPSM_ST_SDIOEN, > + .datacnt_remain = true, > .st_sdio = true, > .st_clkdiv = true, > .pwrreg_powerup = MCI_PWR_ON, > @@ -209,6 +215,7 @@ static struct variant_data variant_ux500v2 = { > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > .datactrl_mask_sdio = MCI_DPSM_ST_SDIOEN, > + .datacnt_remain = true, > .st_sdio = true, > .st_clkdiv = true, > .blksz_datactrl16 = true, > @@ -244,6 +251,7 @@ static struct variant_data variant_stm32 = { > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > .datactrl_mask_sdio = MCI_DPSM_ST_SDIOEN, > + .datacnt_remain = true, > .st_sdio = true, > .st_clkdiv = true, > .pwrreg_powerup = MCI_PWR_ON, > @@ -270,6 +278,7 @@ static struct variant_data variant_qcom = { > .datalength_bits = 24, > .datactrl_blocksz = 11, > .datactrl_dpsm_enable = MCI_DPSM_ENABLE, > + .datacnt_remain = true, > .pwrreg_powerup = MCI_PWR_UP, > .f_max = 208000000, > .explicit_mclk_control = true, > @@ -711,8 +720,12 @@ mmci_data_irq(struct mmci_host *host, struct mmc_data *data, > * can be as much as a FIFO-worth of data ahead. This > * matters for FIFO overruns only. > */ > - remain = readl(host->base + MMCIDATACNT); > - success = data->blksz * data->blocks - remain; > + if (host->variant->datacnt_remain) { > + remain = readl(host->base + MMCIDATACNT); > + success = data->blksz * data->blocks - remain; > + } else { > + success = 0; > + } > > dev_dbg(mmc_dev(host->mmc), "MCI ERROR IRQ, status 0x%08x at 0x%08x\n", > status_err, success); > diff --git a/drivers/mmc/host/mmci.h b/drivers/mmc/host/mmci.h > index 5091025..12ee2e6 100644 > --- a/drivers/mmc/host/mmci.h > +++ b/drivers/mmc/host/mmci.h > @@ -260,6 +260,8 @@ struct mmci_host; > * @datactrl_blksz: block size in power of two > * @datactrl_dpsm_enable: enable value for DPSM > * @datactrl_first: true if data must be setup before send command > + * @datacnt_remain: true if you could read datacnt register > + * to define remain data > * @pwrreg_powerup: power up value for MMCIPOWER register > * @f_max: maximum clk frequency supported by the controller. > * @signal_direction: input/out direction of bus signals can be indicated > @@ -303,6 +305,7 @@ struct variant_data { > unsigned int datactrl_blocksz; > unsigned int datactrl_dpsm_enable; > bool datactrl_first; > + bool datacnt_remain; > bool st_sdio; > bool st_clkdiv; > bool blksz_datactrl16; > -- > 2.7.4 > Kind regards Uffe