Received: by 2002:ac0:a591:0:0:0:0:0 with SMTP id m17-v6csp1965996imm; Fri, 6 Jul 2018 09:28:35 -0700 (PDT) X-Google-Smtp-Source: AAOMgpeY/Vc2CTbjN9r/vZ4qb9nDGD5GkSA71r95K5iA2NFqLqRwI7RmmijcngBRhyZGtSyPyv/w X-Received: by 2002:a17:902:b949:: with SMTP id h9-v6mr10875383pls.321.1530894515757; Fri, 06 Jul 2018 09:28:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1530894515; cv=none; d=google.com; s=arc-20160816; b=lixdenDAUCRLzBwiyx3xrAb9apBYJ+nZtXYfO62qPdJXr1LAe9FtQV0ylioYGXjMQd Wgbc7OUVbZI7PdpUIZZ3UyMauElOiA69TM/ElMa5l75XmPnpib2JhddFh1qHSuPNour1 9Wgd8zH2lM2FxJDsn5YBHzxSt+wb1t3LdmsfTZrcw7IiDnnuYMuRKjYQb3OkFsl8IYuF 6IN4sa1CnYA9cjuHoVh4mi4DC9xeD2tc9pvoGE9JFeFLmCV1QpJECZd3JSv/f1UW6of1 VN2/7sFTtI+5E427oB0TdRLOBJjNp8uORK9wcPAcQO6k1n9xgUnbixFRXWLDSUdaTPRV CTbQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:mime-version:user-agent:date:message-id:subject :from:cc:to:arc-authentication-results; bh=Vb/QgKSgLg53MsWUdSjhkskhFpfG1aFLZit9XoxRVOk=; b=XszZMCTIvRCGjZJNdjPjLXR0vSRjKs1ai/uSXvAdQhVF/Aj8ds01Lu1FLeAc4MSP5G 16J3qt1HXXHXOBTSzeQfm7vkb3O/XxrxV2QvBe5uebP9xs3EGlXZFlT06DfTIqRxhLk8 DHlphN+tBfXZy8+OQQ6FLlt3gXSNtzHXiO4Qlm60CvQ9zMlFarKYIf7qz72ROrvBlW0F e7zsA1mBQT2Sin0qTwBj1/SVDzhgviKy+4gf+yH/XLgAWG+idzVnLdteFyJSaV5YmfUS JBFRMFc+cmRECtBuFQPDHRIlJSMpMqSlofqLS/NnAhocEFAxlN1rQsnj7B/RWJptKyJ5 ISyw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q5-v6si72642pgn.95.2018.07.06.09.28.21; Fri, 06 Jul 2018 09:28:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933664AbeGFQ1p (ORCPT + 99 others); Fri, 6 Jul 2018 12:27:45 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:17969 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932724AbeGFQ1o (ORCPT ); Fri, 6 Jul 2018 12:27:44 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Fri, 06 Jul 2018 09:27:04 -0700 Received: from HQMAIL108.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Fri, 06 Jul 2018 09:27:43 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Fri, 06 Jul 2018 09:27:43 -0700 Received: from [172.17.136.14] (172.17.136.14) by HQMAIL108.nvidia.com (172.18.146.13) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Fri, 6 Jul 2018 16:27:43 +0000 X-Nvconfidentiality: public To: CC: , From: Bo Yan Subject: a question about IP checksum helper for arm64 Message-ID: <141d76cc-d43b-5412-fb39-426d7c2261b9@nvidia.com> Date: Fri, 6 Jul 2018 09:27:42 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101 Thunderbird/52.8.0 MIME-Version: 1.0 X-Originating-IP: [172.17.136.14] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL108.nvidia.com (172.18.146.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Robin, Luke, Recently I bumped into an error when running GCC undefined behavior sanitizer: UBSAN: Undefined behaviour in kernel-4.9/arch/arm64/include/asm/checksum.h:34:6 load of misaligned address ffffffc198c8b254 for type 'const __int128 unsigned' which requires 16 byte alignment The relevant code: tmp = *(const __uint128_t *)iph; iph += 16; ihl -= 4; tmp += ((tmp >> 64) | (tmp << 64)); sum = tmp >> 64; do { sum += *(const u32 *)iph; iph += 4; } while (--ihl); But, I checked the generated disassembly, it doesn't look like anything special is generated taking advantage of that. I'm using Linaro GCC 6.4-2017.08, expecting ldp instructions to be emitted, but don't see it. There were some prior discussions about GCC behavior, like this thread: https://patchwork.kernel.org/patch/9081911/ , in which you talked about the difference between GCC4 and GCC5.3. It looks to me this is regressed in Linaro GCC6.4 build. I have not checked newer GCC versions. Will it be more stable to just do this with inline assembly instead of relying on __uint128_t data type? GCC documentation says __int128 is supported for targets which have an integer mode wide enough to hold 128 bits. aarch64 doesn't have such an integer mode. Thanks Bo