Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp660291imm; Mon, 9 Jul 2018 08:24:13 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfQyEeZKEmAN8ePv9KO5QrSaT/QfPnybTzDXFjYrVzFQp5FCFw60Q06e7Xj7gTWTXtk4gCT X-Received: by 2002:a63:4306:: with SMTP id q6-v6mr18588115pga.181.1531149853198; Mon, 09 Jul 2018 08:24:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531149853; cv=none; d=google.com; s=arc-20160816; b=Iv7wA17d9EA7pQ4O9yu7il4WEuKvws8zlcWDRvHsTG4NJ2ljz2M9hToIOkaOY1qhds ZJLb9mN3GyDoCU/bYEAmyYAmivhhGXx0bz1p6oZ3uGNQGXfY/ZLpLgzbSL6seXdrxLKN Xs+zPdSNj8wa9DbAbXsQhqZAsXzD0KjMvKx3yhxoxb2TvoKcD+NtwJgtja+sjYu+VcQQ K9cTC8RMt6bnxbR9M0Ov/OTcsXRFP9iI8lHgmS+4teRl/YnVBJ3D3c7ks/GCi7GJiz+P 15sYNNa9uPMCgqyQGbxdfA46iXbTmMh6WhhR+RkYcYKnu4cmg7qxOTAoFLy6WiZf90iw acrA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=EWfxrPdd+C5li3naLl3f26mTKB35dBYuKv9bLkDfN8A=; b=CCNeQZS/iEscpf979gpl7puezHt38MNnvbw70SrMxqa7pMOqrxdVlUrIcV6gCRQAhM 0FxD+I93ZyEY6AmSzrhd4YqoucWQKINdRjnew+SoDHxc9cvRXWY7ZeaHj7qPWDjyLZFG EmDKHYBBrY/ovqYdjkdY1B0CgWjMYlpdKTzazjDIcnkHh8QuOGYEVPcqmByytfDDJWoh 1+CRphnBQow04dP2lU0cYNWbjipMltTGjUAW9p5W72ONbdwECBlXq4TvLTsqumWOIVyZ VKScXq0F8NGfahqJLo+z96kUv934LPkyYHZ5b/NWUgmlv+UySW4/F2KwSzmggaRlypm4 Bn2w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=Qlw4jkeS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q65-v6si14333033pga.283.2018.07.09.08.23.50; Mon, 09 Jul 2018 08:24:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=Qlw4jkeS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933584AbeGIPWX (ORCPT + 99 others); Mon, 9 Jul 2018 11:22:23 -0400 Received: from mail-wr1-f68.google.com ([209.85.221.68]:38183 "EHLO mail-wr1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933399AbeGIPVP (ORCPT ); Mon, 9 Jul 2018 11:21:15 -0400 Received: by mail-wr1-f68.google.com with SMTP id j33-v6so11405865wrj.5 for ; Mon, 09 Jul 2018 08:21:15 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=EWfxrPdd+C5li3naLl3f26mTKB35dBYuKv9bLkDfN8A=; b=Qlw4jkeSkV3xwX2WAA1pstjG8Oc/m147gMLz62RRQ5eUIUf9tFzbg0zXx19brTgrlK NBDsko0GT+yL3YkNTb7xnI4aUoHwY8KzsMWifKNiT0m1z6tSOgwFHm0eOAvjX3YzBL6Y 8iHhfL7JaoYnyCXqbV946qFLa6aR9r2CtX2rmWfihiJ2PrnxWoa1WhVKg/5AOjnpS1q5 ul4xp8RMgzEmL3LrukbMi1L4Zlul20ihM+76WWgvozlO0i8hkAHjO5cIZKOeadq4wAG6 erG3eYNJfqiagvkzVuwgROtkGEfKdptzzkGAQi7QnpCzCP6VydpjLBsA1ARaSsaGIVyV 4Bgw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=EWfxrPdd+C5li3naLl3f26mTKB35dBYuKv9bLkDfN8A=; b=G72Q3SzwImfJ7G7SyZWyXnZ7zxXpzqXsBTjVvP9mQa2ggqoKW3a05MsxAKvdFiAIWf kHgtBpvzVu1d2c5f88c0RFAYw1nXsFXA1Go+u/Ew/UMxO5oTtKz3Uf8n/QHvlpdJyEk+ 0rtxd5jDB943UR3SPf1tpa0/LrLaXMreNcZZiIYy2fGhVOEq503DmozkqT9ktxHtP7Wl vdUqSYu+4kAzNCpUVikUmh5C9IW8ptD8w+5qGU+Xb1oh5Owd1GzSWVMMJwcxXJwnO5WX z3hCTaewWJHImclHoJ39WJULnoFsTNESBDhPJdMAmYp27dsFKbuPHE+cn5RVcDU/XgOg Pb0Q== X-Gm-Message-State: AOUpUlHuxr6vbIliK5M3qmtYT6VrlKpU8hkHf/V+MDtU9zrtXB8vcJKw K6dYwsvvu4D39NbViCN2gq/frw== X-Received: by 2002:a5d:5088:: with SMTP id a8-v6mr9349912wrt.37.1531149674528; Mon, 09 Jul 2018 08:21:14 -0700 (PDT) Received: from localhost.localdomain ([51.15.160.169]) by smtp.googlemail.com with ESMTPSA id p4-v6sm14468474wrj.71.2018.07.09.08.21.13 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 09 Jul 2018 08:21:14 -0700 (PDT) From: Corentin Labbe To: linux@armlinux.org.uk, mark.rutland@arm.com, maxime.ripard@free-electrons.com, robh+dt@kernel.org, tj@kernel.org, wens@csie.org Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-ide@vger.kernel.org, linux-kernel@vger.kernel.org, linux-sunxi@googlegroups.com, icenowy@aosc.io, Corentin Labbe Subject: [PATCH v2 2/4] ata: ahci_sunxi: add support for R40 SATA controller Date: Mon, 9 Jul 2018 15:20:56 +0000 Message-Id: <1531149658-27030-3-git-send-email-clabbe@baylibre.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531149658-27030-1-git-send-email-clabbe@baylibre.com> References: <1531149658-27030-1-git-send-email-clabbe@baylibre.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Allwinner R40 SoC has an AHCI SATA controller like the one in A10/A20, but with a reset control and two dedicated VDD pins for this controller (one 1.2v and one 2.5v). Add support for it. Signed-off-by: Icenowy Zheng Signed-off-by: Corentin Labbe --- drivers/ata/ahci_sunxi.c | 124 +++++++++++++++++++++++++++++++++++++++++++++-- 1 file changed, 121 insertions(+), 3 deletions(-) diff --git a/drivers/ata/ahci_sunxi.c b/drivers/ata/ahci_sunxi.c index b26437430163..8b1bc04c0435 100644 --- a/drivers/ata/ahci_sunxi.c +++ b/drivers/ata/ahci_sunxi.c @@ -25,6 +25,7 @@ #include #include #include +#include #include "ahci.h" #define DRV_NAME "ahci-sunxi" @@ -58,6 +59,19 @@ MODULE_PARM_DESC(enable_pmp, #define AHCI_P0PHYCR 0x0178 #define AHCI_P0PHYSR 0x017c +struct ahci_sunxi_variant { + bool has_reset; + bool has_vdd1v2; + bool has_vdd2v5; +}; + +struct ahci_sunxi_data { + const struct ahci_sunxi_variant *variant; + struct reset_control *reset; + struct regulator *vdd1v2; + struct regulator *vdd2v5; +}; + static void sunxi_clrbits(void __iomem *reg, u32 clr_val) { u32 reg_val; @@ -179,17 +193,75 @@ static int ahci_sunxi_probe(struct platform_device *pdev) { struct device *dev = &pdev->dev; struct ahci_host_priv *hpriv; + struct ahci_sunxi_data *data; int rc; + data = devm_kzalloc(dev, sizeof(*data), GFP_KERNEL); + if (!data) + return -ENOMEM; + + data->variant = of_device_get_match_data(dev); + if (!data->variant) + return -EINVAL; + + if (data->variant->has_reset) { + data->reset = devm_reset_control_get(dev, NULL); + if (IS_ERR(data->reset)) { + dev_err(dev, "Failed to get reset\n"); + return PTR_ERR(data->reset); + } + } + + if (data->variant->has_vdd1v2) { + data->vdd1v2 = devm_regulator_get(dev, "vdd1v2"); + if (IS_ERR(data->vdd1v2)) { + rc = PTR_ERR(data->vdd1v2); + if (rc == -EPROBE_DEFER) + return -EPROBE_DEFER; + dev_err(dev, "Failed to get 1.2v VDD regulator\n"); + return rc; + } + } + + if (data->variant->has_vdd2v5) { + data->vdd2v5 = devm_regulator_get(dev, "vdd2v5"); + if (IS_ERR(data->vdd2v5)) { + rc = PTR_ERR(data->vdd2v5); + if (rc == -EPROBE_DEFER) + return -EPROBE_DEFER; + dev_err(dev, "Failed to get 2.5v VDD regulator\n"); + return rc; + } + } + hpriv = ahci_platform_get_resources(pdev); if (IS_ERR(hpriv)) return PTR_ERR(hpriv); + hpriv->plat_data = data; hpriv->start_engine = ahci_sunxi_start_engine; + if (data->variant->has_vdd1v2) { + rc = regulator_enable(data->vdd1v2); + if (rc) + return rc; + } + + if (data->variant->has_vdd2v5) { + rc = regulator_enable(data->vdd2v5); + if (rc) + goto disable_vdd1v2; + } + + if (data->variant->has_reset) { + rc = reset_control_deassert(data->reset); + if (rc) + goto disable_vdd2v5; + } + rc = ahci_platform_enable_resources(hpriv); if (rc) - return rc; + goto assert_reset; rc = ahci_sunxi_phy_init(dev, hpriv->mmio); if (rc) @@ -215,6 +287,35 @@ static int ahci_sunxi_probe(struct platform_device *pdev) disable_resources: ahci_platform_disable_resources(hpriv); +assert_reset: + if (data->variant->has_reset) + reset_control_assert(data->reset); +disable_vdd2v5: + if (data->variant->has_vdd2v5) + regulator_disable(data->vdd2v5); +disable_vdd1v2: + if (data->variant->has_vdd1v2) + regulator_disable(data->vdd1v2); + return rc; +} + +static int ahci_sunxi_remove(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct ata_host *host = dev_get_drvdata(dev); + struct ahci_host_priv *hpriv = host->private_data; + struct ahci_sunxi_data *data = hpriv->plat_data; + int rc; + + rc = ata_platform_remove_one(pdev); + + if (data->variant->has_reset) + reset_control_assert(data->reset); + if (data->variant->has_vdd2v5) + regulator_disable(data->vdd2v5); + if (data->variant->has_vdd1v2) + regulator_disable(data->vdd1v2); + return rc; } @@ -248,15 +349,32 @@ static int ahci_sunxi_resume(struct device *dev) static SIMPLE_DEV_PM_OPS(ahci_sunxi_pm_ops, ahci_platform_suspend, ahci_sunxi_resume); +static const struct ahci_sunxi_variant sun4i_a10_ahci_variant = { + /* Nothing special */ +}; + +static const struct ahci_sunxi_variant sun8i_r40_ahci_variant = { + .has_reset = true, + .has_vdd1v2 = true, + .has_vdd2v5 = true, +}; + static const struct of_device_id ahci_sunxi_of_match[] = { - { .compatible = "allwinner,sun4i-a10-ahci", }, + { + .compatible = "allwinner,sun4i-a10-ahci", + .data = &sun4i_a10_ahci_variant, + }, + { + .compatible = "allwinner,sun8i-r40-ahci", + .data = &sun8i_r40_ahci_variant, + }, { }, }; MODULE_DEVICE_TABLE(of, ahci_sunxi_of_match); static struct platform_driver ahci_sunxi_driver = { .probe = ahci_sunxi_probe, - .remove = ata_platform_remove_one, + .remove = ahci_sunxi_remove, .driver = { .name = DRV_NAME, .of_match_table = ahci_sunxi_of_match, -- 2.16.4