Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1653963imm; Tue, 10 Jul 2018 05:50:19 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfn0p//XGb1lAt89/3cUSX2HoGhk93rpTflRKBqNROvPNPJcG+O81muOL5IyNaqfv64lrem X-Received: by 2002:a62:3d41:: with SMTP id k62-v6mr25667843pfa.35.1531227019920; Tue, 10 Jul 2018 05:50:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531227019; cv=none; d=google.com; s=arc-20160816; b=uvXRWuV4qsw2uRZmXDYsq6jWBsJ71VMS4h08AC0TuHIXnkMJbqtJpFszwhYreVcZMF 2auIQBTDD+Rn2trMT96/8sKzf+F3ppbWNgiqJrfXBgYRgCbJ7TzVusMJvVWJWib6ESvf 3JMgRMQHXlD+AN2gin/chP9elLkzbuLZG9qAEI3Y1y+gE8X9kpZAf1TFBGmSaey3JaoH ZDagSqZ7YQnhBLEUn4AZ6kOGE7+xTr1OgjY/y360dUv55c33aDoqrzEHCN6x/GmLSp9p b0dCVdzUqR4dPzF8/K9DpehFMif3qf5jDzedJYyRtWpS+yaC5EKu+q11bk9IPuvo6rK1 QO/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:arc-authentication-results; bh=iatN2sWJRaK6ElFrop1DRP20h6rhVMIk19bAklUSoIQ=; b=Ljf9LsDgeUyNfSRYOPMeaMfXr56gIu56PEZ3uQ7taWd6Kc7SLTiv921dD2M1kc1zIv 8ANEQ4dFXLfR2JrMXYnIuNRzRrui1COK3aSLTGgH622swv98hTy3li2KJJbBPnj9qtCG v+1Q7utSwuCHGvKKVaGYMjuV48wTyctoIyw63rSR8YBzw3AAfiYc9qCMa/qplSD+1q9V aGHIn6erNSExKE6LDLhnbxj7e0mT+dtTXQu0RGwGV4XPoaNwekn9UkkG8Ad/NrjOAp1/ l0P/kjra8TLmPqgC9fTT8DNhwCF1TLKM+N/tEExmb/V7uclDCrDIw854QRNcZTEWJEG5 bG8A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o6-v6si16477120plh.158.2018.07.10.05.50.04; Tue, 10 Jul 2018 05:50:19 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933384AbeGJMsn (ORCPT + 99 others); Tue, 10 Jul 2018 08:48:43 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:4755 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933354AbeGJMsl (ORCPT ); Tue, 10 Jul 2018 08:48:41 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Tue, 10 Jul 2018 05:47:57 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Tue, 10 Jul 2018 05:48:40 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Tue, 10 Jul 2018 05:48:40 -0700 Received: from dhcp-10-21-25-168.Nvidia.com (10.21.25.201) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Tue, 10 Jul 2018 12:48:38 +0000 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Mikko Perttunen CC: Aapo Vienamo , , , Subject: [PATCH 2/6] soc/tegra: pmc: Factor out DPD register bit calculation Date: Tue, 10 Jul 2018 15:47:55 +0300 Message-ID: <1531226879-11802-3-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1531226879-11802-1-git-send-email-avienamo@nvidia.com> References: <1531226879-11802-1-git-send-email-avienamo@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.21.25.201] X-ClientProxiedBy: UKMAIL102.nvidia.com (10.26.138.15) To HQMAIL101.nvidia.com (172.20.187.10) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Factor out the the code to calculate the correct DPD register and bit number for a given pad. This logic will be needed to query the status register. Signed-off-by: Aapo Vienamo --- drivers/soc/tegra/pmc.c | 20 +++++++++++++++++--- 1 file changed, 17 insertions(+), 3 deletions(-) diff --git a/drivers/soc/tegra/pmc.c b/drivers/soc/tegra/pmc.c index 5bea3b9..83b39cd 100644 --- a/drivers/soc/tegra/pmc.c +++ b/drivers/soc/tegra/pmc.c @@ -922,11 +922,12 @@ tegra_io_pad_find(struct tegra_pmc *pmc, enum tegra_io_pad id) return NULL; } -static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, - unsigned long *status, u32 *mask) +static int tegra_io_pad_get_dpd_register_bit(enum tegra_io_pad id, + unsigned long *request, + unsigned long *status, + u32 *mask) { const struct tegra_io_pad_soc *pad; - unsigned long rate, value; pad = tegra_io_pad_find(pmc, id); if (!pad) { @@ -947,6 +948,19 @@ static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, *request = pmc->soc->regs->dpd2_req; } + return 0; +} + +static int tegra_io_pad_prepare(enum tegra_io_pad id, unsigned long *request, + unsigned long *status, u32 *mask) +{ + unsigned long rate, value; + int err; + + err = tegra_io_pad_get_dpd_register_bit(id, request, status, mask); + if (err) + return err; + if (pmc->clk) { rate = clk_get_rate(pmc->clk); if (!rate) { -- 2.7.4