Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp547163imm; Wed, 11 Jul 2018 07:04:00 -0700 (PDT) X-Google-Smtp-Source: AAOMgpeBRLgm123kbS2BVKsN8Glb+4Lhc6q/huMEt2kbsKK2sGcURBLGagH7yVhrnpJldin5yKLn X-Received: by 2002:a17:902:112b:: with SMTP id d40-v6mr29222128pla.123.1531317840396; Wed, 11 Jul 2018 07:04:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531317840; cv=none; d=google.com; s=arc-20160816; b=uthNh0ngA7WLe0pwJFo3sU/jGewJicyoOjEM6Y5Q1aX6LHzou8YGBHfs1kxTFx9N2/ KFQKTirgp9b0eKNFwkOXnlMPOeTczBmjniUHrMdleqdgxrTsWInSpMFq+yVyKDr1KkbW AP5fWu6UKBFwfuGDqxLLxTomvEPlLPhLJ8U6vBns66lZJWNT+DvITWS5tI0v8DhJ+KmU gQl9MZGJWssoj22zJq2qsXRx9cHWZJtRvLje/wvd+3lhQlVqjNLBUNVL36FBYliX/9Az MRZbWjZEASTtxD1HAeGOMw6tTiarwa9dbirEqMX+4I0a4dmPucqcEOyfOkLZt/gbcs0T AACQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:arc-authentication-results; bh=8jmsKu6tFpd9sp1pgIcOfgsABK2GSoCk245iUgJXFjw=; b=TgBsGvGbvYCEKiFnhHfRXci53MGGHC8eFdJ8HtkWNmS6a0+v5bqIAImaHc5prECZov a0pLT3BkBsX9ODTGoyCm12MmTw2BzkSPoAiqLJsOLBBY0l8COF9aQiQG78IuFTGnrD9c xZVvueJ+Zsc4l+JW5NtSAl4NqEXwfvNDypS+n5XHshxIUjeUBzQ3JB0FOnSEB4gP7yhL YwIDg3bMzxsD2b8e+if+lARWalusBpo9eoZaefwDaK3kkeIEmWjN2ciuzJhHN7M65n4Y a1lfUgf4ABL4WsZ9JBiRtQa6G8qWdPpfRyvQRVKYU8GFowcDUeKTk4CDYEzWqUaOcFFJ H5cw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h14-v6si10271977pgg.540.2018.07.11.07.03.44; Wed, 11 Jul 2018 07:04:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388319AbeGKOGU (ORCPT + 99 others); Wed, 11 Jul 2018 10:06:20 -0400 Received: from hqemgate15.nvidia.com ([216.228.121.64]:18613 "EHLO hqemgate15.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2387708AbeGKOGU (ORCPT ); Wed, 11 Jul 2018 10:06:20 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqemgate15.nvidia.com (using TLS: TLSv1, AES128-SHA) id ; Wed, 11 Jul 2018 07:01:05 -0700 Received: from HQMAIL101.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Wed, 11 Jul 2018 07:01:46 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Wed, 11 Jul 2018 07:01:46 -0700 Received: from dhcp-10-21-25-168.Nvidia.com (10.21.25.201) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Wed, 11 Jul 2018 14:01:47 +0000 From: Aapo Vienamo To: Rob Herring , Mark Rutland , Thierry Reding , Jonathan Hunter , Mikko Perttunen CC: Aapo Vienamo , , , Subject: [PATCH v2 0/7] Tegra PMC pinctrl pad configuration Date: Wed, 11 Jul 2018 17:01:26 +0300 Message-ID: <1531317693-3520-1-git-send-email-avienamo@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.21.25.201] X-ClientProxiedBy: UKMAIL102.nvidia.com (10.26.138.15) To HQMAIL101.nvidia.com (172.20.187.10) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi all, The Tegra Power Management Controller (PMC) can set pad power states and voltage configuration. This series implements pinctrl interfaces for configuring said pad properties. Changelog v2: - Add Tegra186 AO_HV pad - Make the IO pad tables narrower - Add parens to TEGRA_IO_PAD() and TEGRA_IO_PIN_DESC() - Fix a typo in the dt-bindings docs - Remove old pmc pad voltage configuration APIs - Check return value of tegra_io_pad_find() in tegra_io_pad_pinconf_get()/_set() Aapo Vienamo (7): soc/tegra: pmc: Fix pad voltage configuration for Tegra186 soc/tegra: pmc: Factor out DPD register bit calculation soc/tegra: pmc: Implement tegra_io_pad_is_powered() soc/tegra: pmc: Use X macro to generate IO pad tables dt-bindings: Add Tegra PMC pad configuration bindings soc/tegra: pmc: Remove public pad voltage APIs soc/tegra: pmc: Implement pad configuration via pinctrl .../bindings/arm/tegra/nvidia,tegra186-pmc.txt | 84 ++++ .../bindings/arm/tegra/nvidia,tegra20-pmc.txt | 95 ++++ drivers/soc/tegra/pmc.c | 513 +++++++++++++++------ include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h | 18 + include/soc/tegra/pmc.h | 15 +- 5 files changed, 583 insertions(+), 142 deletions(-) create mode 100644 include/dt-bindings/pinctrl/pinctrl-tegra-io-pad.h -- 2.7.4