Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1201765imm; Wed, 11 Jul 2018 20:01:30 -0700 (PDT) X-Google-Smtp-Source: AAOMgpftvyCLi1+DjPKg9F7uRjhqpAVYnAU1we1X4YiYfzRWA2iZlFsnecM7QKXsdx4HyS0f4GOE X-Received: by 2002:a62:3c4f:: with SMTP id j76-v6mr475542pfa.119.1531364490417; Wed, 11 Jul 2018 20:01:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1531364490; cv=none; d=google.com; s=arc-20160816; b=MOOcnQuUtc13EY+agSuIxXnIdqH1GiNCNYVXt1WPwAKc+owy5SUp5UxtYZcCOfvicy PYe9//KeoHlxjWb7WrzJEXd0eQsWSFuCMTGVXP5HMMiB5wTE77I5MQ2N53kWbCsy+Gux Wk+Ypx18k5uvKuvtYKbvim4W4Piz4k1UyvZtFoM08xdQcQuivNIDbvykVvFInP73Q1R7 Ysnfskpibslpvr36grHUf2Pu+8xzwKNTB3czIGxwAq+l0qpE+FER5N3iN4cxnYCA3qmg U6N035b9mK1hx+r3ldYKEFQgXdQjBTCa7aib6wqekDismKZqEGoKOMC3BvFpsvwI+p29 ckhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :references:in-reply-to:mime-version:dkim-signature:dkim-signature :arc-authentication-results; bh=RmVN5RQsg3aBgLNiRqmv1Mmx+WZA2P/U+x2136A5fcw=; b=MBp/46vYCgv/WfOKoW2GesCxYwvVM+2RS9v+f66f5bZ76b/JNoWEd1ZNhXa/KZ0b98 HcUDlwA0AJ1UEU595i4OwjB9/yn2bEv7CWjGaBOq4nzzTm/NA4lIvkM5loBq5SfnsLJt SGeIWVvDpBug7lYkl9NmztMj6xuGn7BeK6BWh6gVytf0RE1GlXMliW/z/fvlRpevwF22 WVnFlUEu82iRbQgp3f9FenRN8GM8Bi7kETuuQJ6JDhZuXPWO39loErFYFMnrFj6ageXR w84GToNLye8a77aoQgRklTO6twcSZTuB3SouVi+lkMecXzkXs2ipCyGXdJpNOwA9OTaq cDmQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@google.com header.s=20161025 header.b=flGcOmFh; dkim=fail header.i=@chromium.org header.s=google header.b=TCk1KgZI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n184-v6si19640014pga.98.2018.07.11.20.01.13; Wed, 11 Jul 2018 20:01:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=fail header.i=@google.com header.s=20161025 header.b=flGcOmFh; dkim=fail header.i=@chromium.org header.s=google header.b=TCk1KgZI; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2390616AbeGKWCu (ORCPT + 99 others); Wed, 11 Jul 2018 18:02:50 -0400 Received: from mail-vk0-f65.google.com ([209.85.213.65]:44534 "EHLO mail-vk0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1732825AbeGKWCu (ORCPT ); Wed, 11 Jul 2018 18:02:50 -0400 Received: by mail-vk0-f65.google.com with SMTP id 125-v6so15269770vke.11 for ; Wed, 11 Jul 2018 14:56:27 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=20161025; h=mime-version:sender:in-reply-to:references:from:date:message-id :subject:to:cc; bh=RmVN5RQsg3aBgLNiRqmv1Mmx+WZA2P/U+x2136A5fcw=; b=flGcOmFhsqHEn0tny1xbw1WJIOZFCUiznK+CNG+Nl0rUDxTYDTComXbXxl+aXUrQjZ yuaS4ZHtPMbODVDKo4W96qNxrxFyzwiBhD5l/+23fm0Ejj6f80ARngVV0qlqk2SkT8tB 8Z2VnOkcIruA4kMJQ9fZ3OwxzhRkO83otMZmuDfrFsSGTIy2L+WWhzV7264FHwE1Vmp6 Y+7vXlMP+P8yGkwt3Mw7Q4Ny9RDyNNN/AHJLZgvY9LAL29JsNjsMTNMromiilcpDAmVY cSRpb6U3UmwzR0Ixld4DoNPty7YoCUGVMuWweXgfjmFa75gopLhuhkV7DQdcBZJuYaAr OJxw== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=mime-version:sender:in-reply-to:references:from:date:message-id :subject:to:cc; bh=RmVN5RQsg3aBgLNiRqmv1Mmx+WZA2P/U+x2136A5fcw=; b=TCk1KgZI8DkKaYfgOhv3XfjG43UM+1OwPDEgyEeiYBgjeRgNJc9EIHoXQzOWxkN2uV vznw1TV3RWYkDPmM3Zy27R9NNHj52MK15m5+3+mvyIocZyLg9zTG3zp158wE0WUZ5pD5 yZ3kPYrBTh8Xm3pk0KdJfRujQENWQwSrExR0Y= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:sender:in-reply-to:references:from :date:message-id:subject:to:cc; bh=RmVN5RQsg3aBgLNiRqmv1Mmx+WZA2P/U+x2136A5fcw=; b=TIjCOgTmkQd3lJZTYGSIZVhMREsbvVGCOb+7l+e85DVHByDqEq3P+YHkocU47qUA4f FVqy+pJMpnzRlrfrZJf6NpAEcDRJvKtSUwTrfLJftjLwWpF2U1CJ/tqArtCNvrP2/SUu y/KnQAMitRIXRTFsYRnR80wJE0cz+aivjMSFjWL+v6foxVu8Xn/zWvk7/dyZBB/sofwG PzKWAk3qNl+jBIVk6jbOKU81EeVD5ud1UH/X4Yng2HaC+roRp4QRFP5wpIkKxcGa5m4j bOI0uPlracS3yDpbfCfJTpvBUg4CegIEcv179vh6ujgKQjaBBTqQhZAhZ9pHax0n0rvq NmHQ== X-Gm-Message-State: AOUpUlE1Y6psoRG/glVC2uTsAi7guVI5tQppMncB3wIUqEIjoQteO68q uDfawLxK88xaI74fHE2QnJ9UTaIf+XoX2iF4nZ3Vuw== X-Received: by 2002:a1f:18cc:: with SMTP id 195-v6mr236869vky.117.1531346186527; Wed, 11 Jul 2018 14:56:26 -0700 (PDT) MIME-Version: 1.0 Received: by 2002:a1f:9495:0:0:0:0:0 with HTTP; Wed, 11 Jul 2018 14:56:25 -0700 (PDT) In-Reply-To: <8144dd3c-6138-7f16-ec17-d75e84fcfb34@codeaurora.org> References: <20180628210915.160893-1-mka@chromium.org> <20180628210915.160893-3-mka@chromium.org> <20180629185102.GV129942@google.com> <3b5054bb-76e4-a06f-54bb-e6ea7bbbcc69@codeaurora.org> <20180629235417.GY129942@google.com> <8144dd3c-6138-7f16-ec17-d75e84fcfb34@codeaurora.org> From: Doug Anderson Date: Wed, 11 Jul 2018 14:56:25 -0700 X-Google-Sender-Auth: dSRrDOHoQQ8ySpq6HzrAG_9xvw4 Message-ID: Subject: Re: [PATCH 3/3] arm64: dts: qcom: pm8998: Add thermal zone To: David Collins Cc: Matthias Kaehlcke , Andy Gross , David Brown , Rob Herring , Mark Rutland , Catalin Marinas , Will Deacon , "open list:ARM/QUALCOMM SUPPORT" , linux-arm-msm , Linux ARM , LKML , Stephen Boyd Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi David, On Tue, Jul 10, 2018 at 10:45 AM, David Collins wrote: > Hello Matthias, > > On 06/29/2018 04:54 PM, Matthias Kaehlcke wrote: >> On Fri, Jun 29, 2018 at 02:29:55PM -0700, David Collins wrote: > ... >>> The PMIC TEMP_ALARM hardware peripheral will perform an automatic partial >>> PMIC shutdown upon hitting over-temperature stage 2 (125 C). This turns >>> off peripherals within the PMIC that are expected to draw significant >>> current. The set of peripherals included varies between PMICs. This >>> partial shutdown will occur simultaneously with the triggering of an >>> interrupt to the APPS processor that informs the qcom-spmi-temp-alarm >>> driver that an over-temperature threshold has been crossed. >>> >>> The TEMP_ALARM peripheral will perform an automatic full PMIC shutdown >>> upon hitting over-temperature stage 3 (145 C). Software won't receive an >>> interrupt in this case because all power is cut. >> >> This information is very useful, thanks David! >> >> The (partial) hardware shutdown seems like a good measure of last >> resort, however I suppose we prefer Linux to initiate a shutdown >> before losing part of the peripherals (drivers might not be happy >> about this and probably not revover even when the temperature goes >> down again) or reach a full PMIC shutdown. >> >> Please let me know if there are reasons to prefer to go the hardware >> limits, it's also an option for device makers to overwrite these >> settings if they want different behavior. > > Disabling stage 3 automatic full PMIC shutdown at 145 C is definitely a > bad idea. This exists as a last resort in order to save the hardware and > ensure end user safety in case of excessive temperature even if software > is locked up. > > Disabling stage 2 automatic partial PMIC shutdown at 125 C is not > recommended as the PMIC is already outside of reasonable operating > conditions and needs to take corrective action quickly. However, doing so > may be acceptable if software is taking action to shut down the system > immediately upon receiving the stage 2 over-temperature interrupt. Just to confirm: is it expected that at stage 2 the CPU's on the SoC should continue running even with partial PMIC shutdown enabled? It sounded to me like partial PMIC shutdown was supposed to shut down high-power rails that were not essential to the task of performing an orderly shutdown. I think Matthias was seeing that when he reached stage 2 and partial PMIC shutdown happened that the system was just falling on the floor. ...maybe we just have things configured incorrectly? -Doug