Received: by 2002:ac0:a5a7:0:0:0:0:0 with SMTP id m36-v6csp1510052imm;
        Thu, 12 Jul 2018 03:13:00 -0700 (PDT)
X-Google-Smtp-Source: AAOMgpdFaTcA3BB6qqEgOnHftBeuDrn3oUALxDjMcP5I9csNNrNJ8mihegcTtsFsWl1h+XFoJ9FT
X-Received: by 2002:a63:f:: with SMTP id 15-v6mr1527867pga.430.1531390380748;
        Thu, 12 Jul 2018 03:13:00 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1531390380; cv=none;
        d=google.com; s=arc-20160816;
        b=y4hh+OgLpLDoTUudj/PIOq2r4HNwFIxDuwuIWTKAisHdPi6UjSZtFxMqFLLbrs4hbI
         FjHvlmlny/UA5GRf0GPLsbvCGOUVzsGgR5neLtbcZqsRWul6iwTiWTYPvGcqg/seIUj+
         p4SFnqmPNMpSTnN7ve6VCQVEObPnjiCrEgQmesjh6g2TUtmsBXs1Gz9Gxubrg5MPinQ0
         KWOh6NPPPXe12BFogKeN9qr8xeCECEKzNUH43tmq+C/QoSabuJEE3p9Fv8jMMsgMyaYr
         ddxyL1llmBsFTC3nx7/g0npPev0Db+q2EXNkc4tIdn6By394YiKUfJclRIIkQ9sjr+U1
         OlBg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:content-transfer-encoding
         :content-language:in-reply-to:mime-version:user-agent:date
         :message-id:from:references:cc:to:subject:arc-authentication-results;
        bh=dm4dzQpitVKso4oNoVn1+uSCQ+SbvoszVAuWfe/bCwk=;
        b=xUW/ph2zHVFIxQ57KSTHwKE4qDdruIXP0eHyuGOHIbu13eEEqIQYSL6ZZSuXmcKcn8
         NN07oDcrsCV+fCN2cBq0R+FmAA/pV3hXb/zoHvXXs79lv5RnRRWYj32Nu5MCrcs9kfi4
         cOtQ038CkxZ6WIo1n9BviZwUxTDlByUoYTpfMIfgIgJm/I0C6RmwJxcNE7THpkfIoQRb
         71gdwOa0brOqHfbXdtght3HPvMAr1UtBgw3Sw4uH8vxJe3lLFXDVijQQtuOV/OapKjJL
         NKjF52nnq6juHRVjR3WVnlHyzjCBReT3vMB98qcLq/6wjZ7baCfYJlE3oUDPOYLWitiL
         GDfQ==
ARC-Authentication-Results: i=1; mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67])
        by mx.google.com with ESMTP id y78-v6si24158621pfj.159.2018.07.12.03.12.45;
        Thu, 12 Jul 2018 03:13:00 -0700 (PDT)
Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67;
Authentication-Results: mx.google.com;
       spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726761AbeGLKUM (ORCPT <rfc822;kerneldev.sdk@gmail.com>
        + 99 others); Thu, 12 Jul 2018 06:20:12 -0400
Received: from hqemgate14.nvidia.com ([216.228.121.143]:16143 "EHLO
        hqemgate14.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1726401AbeGLKUL (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 12 Jul 2018 06:20:11 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqemgate14.nvidia.com (using TLS: TLSv1, AES128-SHA)
        id <B5b4729430000>; Thu, 12 Jul 2018 03:11:15 -0700
Received: from HQMAIL101.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 12 Jul 2018 03:11:18 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 12 Jul 2018 03:11:18 -0700
Received: from [10.21.132.122] (10.124.1.5) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1347.2; Thu, 12 Jul
 2018 10:11:16 +0000
Subject: Re: [PATCH v5 1/4] clk: tegra: Fix includes required by
 fence_udelay()
To:     Aapo Vienamo <avienamo@nvidia.com>,
        Peter De Schrijver <pdeschrijver@nvidia.com>
CC:     Prashant Gaikwad <pgaikwad@nvidia.com>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd <sboyd@kernel.org>,
        Thierry Reding <thierry.reding@gmail.com>,
        <linux-kernel@vger.kernel.org>, <linux-clk@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>
References: <1531319965-19689-1-git-send-email-avienamo@nvidia.com>
 <1531319965-19689-2-git-send-email-avienamo@nvidia.com>
From:   Jon Hunter <jonathanh@nvidia.com>
Message-ID: <5332f15c-65ae-5a70-577f-6125715233e6@nvidia.com>
Date:   Thu, 12 Jul 2018 11:11:14 +0100
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:52.0) Gecko/20100101
 Thunderbird/52.8.0
MIME-Version: 1.0
In-Reply-To: <1531319965-19689-2-git-send-email-avienamo@nvidia.com>
X-Originating-IP: [10.124.1.5]
X-ClientProxiedBy: HQMAIL104.nvidia.com (172.18.146.11) To
 HQMAIL101.nvidia.com (172.20.187.10)
Content-Type: text/plain; charset="utf-8"
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org


On 11/07/18 15:39, Aapo Vienamo wrote:
> Add the missing linux/delay.h include statement for udelay() used by
> fence_udelay() macro.
> 
> Signed-off-by: Aapo Vienamo <avienamo@nvidia.com>
> Acked-by: Peter De Schrijver <pdeschrijver@nvidia.com>
> ---
>  drivers/clk/tegra/clk.h | 1 +
>  1 file changed, 1 insertion(+)
> 
> diff --git a/drivers/clk/tegra/clk.h b/drivers/clk/tegra/clk.h
> index e1f8846..e3b9c22 100644
> --- a/drivers/clk/tegra/clk.h
> +++ b/drivers/clk/tegra/clk.h
> @@ -19,6 +19,7 @@
>  
>  #include <linux/clk-provider.h>
>  #include <linux/clkdev.h>
> +#include <linux/delay.h>
>  
>  /**
>   * struct tegra_clk_sync_source - external clock source from codec

Acked-by: Jon Hunter <jonathanh@nvidia.com>

Cheers
Jon

-- 
nvpublic